

# SN751177, SN751178 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SLLS059D – FEBRUARY 1990 – REVISED MAY 1999

- Meet or Exceed the Requirements of ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.10 and V.11
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noise Environments
- Driver Positive- and Negative-Current Limiting
- Thermal Shutdown Protection
- Driver 3-State Outputs
- Receiver Common-Mode Input Voltage Range of  $-12\text{ V}$  to  $12\text{ V}$
- Receiver Input Sensitivity . . .  $\pm 200\text{ mV}$
- Receiver Hysteresis . . .  $50\text{ mV Typ}$
- Receiver Input Impedance . . .  $12\text{ k}\Omega\text{ Min}$
- Receiver 3-State Outputs (SN751177 Only)
- Operate From Single 5-V Supply

## description


The SN751177 and SN751178 dual differential drivers and receivers are monolithic integrated circuits that are designed for balanced multipoint bus transmission at rates up to 10 Mbit/s. They are designed to improve the performance of full-duplex data communications over long bus lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.10 and V.11.

The SN751177 and SN751178 driver outputs provide limiting for both positive and negative currents and thermal-shutdown protection from line-fault conditions on the transmission bus line.


The receiver features high input impedance of at least  $12\text{ k}\Omega$ , an input sensitivity of  $\pm 200\text{ mV}$  over a common-mode input voltage range of  $-12\text{ V}$  to  $12\text{ V}$ , and typical input hysteresis of  $50\text{ mV}$ . Fail-safe design ensures that if the receiver inputs are open, the receiver outputs always will be high.

The SN751177 and SN751178 are characterized for operation from  $-20^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN751177 . . . N OR NS† PACKAGE  
(TOP VIEW)



SN751178 . . . N OR NS† PACKAGE  
(TOP VIEW)



† The NS package is only available taped and reeled.

勝特力材料 86-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

# SN751177, SN751178 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SLLS059D – FEBRUARY 1990 – REVISED MAY 1999

## Function Tables

**SN751177, SN751178**  
(each driver)

INPUT D	ENABLE DE	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

H = high level, L = low level, X = irrelevant,  
Z = high impedance (off)

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

**SN751177**  
(each receiver)

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
$V_{ID} \geq 0.2 V$	L	H
$-0.2 V < V_{ID} < 0.2 V$	L	?
$V_{ID} \leq -0.2 V$	L	L
X	H	Z
Open	L	H


H = high level, L = low level, ? = indeterminate,  
X = irrelevant, Z = high impedance (off)

**SN751178**  
(each receiver)


DIFFERENTIAL INPUTS A – B	OUTPUT R
$V_{ID} \geq 0.2 V$	H
$-0.2 V < V_{ID} < 0.2 V$	?
$V_{ID} \leq -0.2 V$	L

H = high level, L = low level,  
? = indeterminate

logic symbols†




logic diagrams (positive logic)



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs




All resistor values are nominal.

# SN751177, SN751178 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SLLS059D – FEBRUARY 1990 – REVISED MAY 1999

## schematics of outputs



All resistor values are nominal.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage, $V_I$ (DE, $\overline{RE}$ , and D inputs)	7 V
Receiver input voltage range, $V_I$ (A or B inputs)	-25 V to 25 V
Receiver differential input voltage range, $V_{ID}$ (see Note 2)	-25 V to 25 V
Driver output voltage range, $V_O$	-10 V to 15 V
Receiver low-level output current, $I_{OL}$	50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): N package	78°C/W
NS package	111°C/W
Storage temperature range, $T_{stg}$	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential input voltage, are with respect to the network ground terminal.
  2. Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.
  3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

**勝特力材料 886-3-5753170**  
**勝特力电子(上海) 86-21-54151736**  
**勝特力电子(深圳) 86-755-83298787**  
[Http://www.100y.com.tw](http://www.100y.com.tw)

# SN751177, SN751178 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SLLS059D – FEBRUARY 1990 – REVISED MAY 1999

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
High-level input voltage, $V_{IH}$	DE, $\overline{RE}$ , and D inputs	2			V
Low-level input voltage, $V_{IL}$		0.8			V
Common-mode output voltage, $V_{OC}$		$-7^\dagger$	12		V
High-level output current, $I_{OH}$	Driver	-60			mA
Low-level output current, $I_{OL}$		60			mA
Common-mode input voltage, $V_{IC}$		$\pm 12$			V
Differential input voltage, $V_{ID}$		$\pm 12$			V
High-level output current, $I_{OH}$	Receiver	-400			$\mu$ A
Low-level output current, $I_{OL}$		16			mA
Operating free-air temperature, $T_A$		-20	85		$^\circ$ C

<sup>†</sup> The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

# SN751177, SN751178 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

SLLS059D – FEBRUARY 1990 – REVISED MAY 1999

## DRIVER SECTIONS

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -33 mA		3.7		V
V <sub>OL</sub>	Low-level output voltage	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = 33 mA		1.1		V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0	1.5		6	V
V <sub>OD2</sub>	Differential output voltage	R <sub>L</sub> = 100 Ω, See Figure 1	2 or 1/2 V <sub>OD1</sub> ‡			V
		R <sub>L</sub> = 54 Ω, See Figure 1	1.5		5	
V <sub>OD3</sub>	Differential output voltage	See Note 4	1.5		5	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage (see Note 5)	R <sub>L</sub> = 54 Ω or 100 Ω, See Figure 1			±0.2	V
V <sub>OC</sub>	Common-mode output voltage			-1§	3	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage (see Note 5)				±0.2	V
I <sub>O</sub>	Output current with power off	V <sub>CC</sub> = 0, V <sub>O</sub> = -7 V to 12 V			±100	μA
I <sub>OZ</sub>	High-impedance-state output current	V <sub>O</sub> = -7 V to 12 V			±100	μA
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = 2.7 V			20	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0.4 V			-100	μA
I <sub>OS</sub>	Short-circuit output current (see Note 6)	V <sub>O</sub> = -7 V			-250	mA
		V <sub>O</sub> = V <sub>CC</sub>			250	
		V <sub>O</sub> = 12 V			250	
I <sub>CC</sub>	Supply current	No load	Outputs enabled	80	110	mA
			Outputs disabled	50	80	

† All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

‡ The minimum V<sub>OD2</sub> with a 100-Ω load is either 1/2 V<sub>OD1</sub> or 2 V, whichever is greater.

§ The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

NOTES: 4. See TIA/EIA-485-A Figure 3.5, Test Termination Measurement 2

5. Δ|V<sub>OD</sub>| and Δ|V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

6. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## switching characteristics at V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d(OD)</sub>	Differential output delay time	R <sub>L</sub> = 54 Ω, See Figure 3		20	25	ns
t <sub>t(OD)</sub>	Differential output transition time			27	35	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	R <sub>L</sub> = 27 Ω, See Figure 4		20	25	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output			20	25	ns
t <sub>PZH</sub>	Output enable time to high level	R <sub>L</sub> = 110 Ω, See Figure 5		80	120	ns
t <sub>PZL</sub>	Output enable time to low level	R <sub>L</sub> = 110 Ω, See Figure 6		40	60	ns
t <sub>PHZ</sub>	Output disable time from high level	R <sub>L</sub> = 110 Ω, See Figure 5		90	120	ns
t <sub>PLZ</sub>	Output disable time from low level	R <sub>L</sub> = 110 Ω, See Figure 6		30	45	ns



SYMBOL EQUIVALENTS

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
V <sub>OD1</sub>	V <sub>O</sub>	V <sub>O</sub>
V <sub>OD2</sub>	V <sub>t</sub> (R <sub>L</sub> = 100 Ω)	V <sub>t</sub> (R <sub>L</sub> = 54 Ω)
V <sub>OD3</sub>		V <sub>t</sub> (Test Termination Measurement 2)
Δ V <sub>OD</sub>	V <sub>t</sub>   -  V̄ <sub>t</sub>	V <sub>t</sub>   -  V̄ <sub>t</sub>
V <sub>OC</sub>	V <sub>OS</sub>	V <sub>OS</sub>
Δ V <sub>OC</sub>	V <sub>OS</sub> - V̄ <sub>OS</sub>	V <sub>OS</sub> - V̄ <sub>OS</sub>
I <sub>OS</sub>	I <sub>sa</sub>  ,  I <sub>sb</sub>	
I <sub>O</sub>	I <sub>xa</sub>  ,  I <sub>xb</sub>	I <sub>ia</sub> , I <sub>ib</sub>

RECEIVER SECTIONS

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V, I <sub>O</sub> = -0.4 mA			0.2	V
V <sub>IT-</sub>	Negative-going input threshold voltage	V <sub>O</sub> = 0.5 V, I <sub>O</sub> = 16 mA	-0.2‡			V
V <sub>hys</sub>	Input hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )			50		mV
V <sub>IK</sub>	Enable clamp voltage	SN751177 I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -400 μA	2.7			V
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = -200 mV	I <sub>OL</sub> = 8 mA		0.45	V
			I <sub>OL</sub> = 16 mA		0.5	
I <sub>OZ</sub>	High-impedance-state output current	SN751177 V <sub>O</sub> = 0.4 V to 2.4 V			±20	μA
I <sub>I</sub>	Line input current (see Note 7)	Other input at 0 V	V <sub>I</sub> = 12 V		1	mA
			V <sub>I</sub> = -7 V		-0.8	
I <sub>IH</sub>	High-level enable input current	SN751177 V <sub>IH</sub> = 2.7 V			20	μA
I <sub>IL</sub>	Low-level enable input current	SN751177 V <sub>IL</sub> = 0.4 V			-100	μA
I <sub>OS</sub>	Short-circuit output current (see Note 6)		-15		-85	μA
I <sub>CC</sub>	Supply current	No load, Outputs enabled		80	110	mA
r <sub>i</sub>	Input resistance		12			kΩ

† All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

‡ The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

NOTES: 6. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

7. Refer to ANSI Standards TIA/EIA-422-B, TIA/EIA-423-A, and TIA/EIA-485-A for exact conditions.

# SN751177, SN751178 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

SLLS059D – FEBRUARY 1990 – REVISED MAY 1999

switching characteristics at  $V_{CC} = 5\text{ V}$ ,  $C_L = 15\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low- to high-level output	$V_{ID} = -1.5\text{ V to }1.5\text{ V}$ , See Figure 7		20	35	ns
$t_{PHL}$	Propagation delay time, high- to low-level output			22	35	ns
$t_{PZH}$	Output enable time to high level	SN751177 See Figure 8		17	25	ns
$t_{PZL}$	Output enable time to low level			20	27	ns
$t_{PHZ}$	Output disable time from high level			25	40	ns
$t_{PLZ}$	Output disable time from low level			30	40	ns

## PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit,  $V_{OD}$  and  $V_{OC}$





Figure 2. Receiver Test Circuit,  $V_{OH}$  and  $V_{OL}$




NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $PRR \leq 1\text{ MHz}$ , 50% duty cycle,  $Z_O = 50\ \Omega$ ,  $t_r \leq 6\text{ ns}$ ,  $t_f \leq 6\text{ ns}$ .


Figure 3. Driver Differential Output-Delay and Transition-Time Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. The pulse generator has the following characteristics:  $PRR \leq 1$  MHz, 50% duty cycle,  $Z_O = 50 \Omega$ ,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns.

Figure 4. Driver Propagation-Time Test Circuit and Voltage Waveforms



NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. The pulse generator has the following characteristics:  $PRR \leq 1$  MHz, 50% duty cycle,  $Z_O = 50 \Omega$ ,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns.


Figure 5. Driver Enable- and Disable-Time Test Circuit and Voltage Waveforms



NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. The pulse generator has the following characteristics:  $PRR \leq 1$  MHz, 50% duty cycle,  $Z_O = 50 \Omega$ ,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns.


Figure 6. Driver Enable- and Disable-Time Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.  
 B. The pulse generator has the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 6 ns, t<sub>f</sub> ≤ 6 ns.

Figure 7. Receiver Propagation-Time Test Circuit and Voltage Waveforms



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.  
 B. The pulse generator has the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 6 ns, t<sub>f</sub> ≤ 6 ns.

Figure 8. Receiver Output Enable- and Disable-Time Test Circuit and Voltage Waveforms

勝特力材料 886-3-5753170

勝特力电子(上海) 86-21-54151736

勝特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)

#### IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated