

# MC74HC157A

## Quad 2-Input Data Selectors / Multiplexers

### High-Performance Silicon-Gate CMOS

The MC74HC157A is identical in pinout to the LS157. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device routes 2 nibbles (A or B) to a single port (Y) as determined by the Select input. The data is presented at the outputs in noninverted form. A high level on the Output Enable input sets all four Y outputs to a low level.

#### Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 82 FETs or 20.5 Equivalent Gates
- Pb-Free Packages are Available\*


勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



ON Semiconductor®

<http://onsemi.com>



#### MARKING DIAGRAMS





PDIP-16  
N SUFFIX  
CASE 648




SOIC-16  
D SUFFIX  
CASE 751B



TSSOP-16  
DT SUFFIX  
CASE 948F



SOEIAJ-16  
F SUFFIX  
CASE 966



A = Assembly Location  
L, WL = Wafer Lot  
Y, YY = Year  
W, WW = Work Week  
G = Pb-Free Package  
■ = Pb-Free Package  
(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# MC74HC157A




Figure 1. Pin Assignment




Figure 2. Logic Diagram

## FUNCTION TABLE

| Inputs        |        | Outputs<br>Y0 – Y3 |
|---------------|--------|--------------------|
| Output Enable | Select |                    |
| H             | X      | L                  |
| L             | L      | A0–A3              |
| L             | H      | B0–B3              |

X = don't care  
A0 – A3, B0 – B3 = the levels of the respective Data-Word Inputs.

勝特力材料 86-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

## ORDERING INFORMATION

| Device          | Package                | Shipping†         |
|-----------------|------------------------|-------------------|
| MC74HC157AN     | PDIP–16                | 500 Units / Rail  |
| MC74HC157ANG    | PDIP–16<br>(Pb-Free)   | 500 Units / Rail  |
| MC74HC157AD     | SOIC–16                | 48 Units / Rail   |
| MC74HC157ADG    | SOIC–16<br>(Pb-Free)   | 48 Units / Rail   |
| MC74HC157ADR2   | SOIC–16                | 2500 Units / Reel |
| MC74HC157ADR2G  | SOIC–16<br>(Pb-Free)   | 2500 Units / Reel |
| MC74HC157ADTR2  | TSSOP–16*              | 2500 Units / Reel |
| MC74HC157ADTR2G | TSSOP–16*              | 2500 Units / Reel |
| MC74HC157AFEL   | SOEIAJ–16              | 2000 Units / Reel |
| MC74HC157AFELG  | SOEIAJ–16<br>(Pb-Free) | 2000 Units / Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb-Free.

# MC74HC157A

## MAXIMUM RATINGS

| Symbol    | Parameter   | Value                   | Unit |
|-----------|---|-------------------------|------|
| $V_{CC}$  | DC Supply Voltage (Referenced to GND)   | - 0.5 to + 7.0          | V    |
| $V_{in}$  | DC Input Voltage (Referenced to GND)  | - 0.5 to $V_{CC} + 0.5$ | V    |
| $V_{out}$ | DC Output Voltage (Referenced to GND)   | - 0.5 to $V_{CC} + 0.5$ | V    |
| $I_{in}$  | DC Input Current, per Pin   | $\pm 20$                | mA   |
| $I_{out}$ | DC Output Current, per Pin  | $\pm 25$                | mA   |
| $I_{CC}$  | DC Supply Current, $V_{CC}$ and GND Pins  | $\pm 50$                | mA   |
| $P_D$     | Power Dissipation in Still Air,<br>Plastic DIP†<br>SOIC Package†<br>TSSOP Package†      | 750<br>500<br>450       | mW   |
| $T_{stg}$ | Storage Temperature   | - 65 to + 150           | °C   |
| $T_L$     | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP, SOIC or TSSOP Package) | 260                     | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

†Derating — Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: - 7 mW/°C from 65° to 125°C  
TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## RECOMMENDED OPERATING CONDITIONS

| Symbol            | Parameter   | Min  | Max         | Unit               |    |
|-------------------|---|--|-------------|--------------------|----|
| $V_{CC}$          | DC Supply Voltage (Referenced to GND)                   | 2.0  | 6.0         | V                  |    |
| $V_{in}, V_{out}$ | DC Input Voltage, Output Voltage<br>(Referenced to GND) | 0  | $V_{CC}$    | V                  |    |
| $T_A$             | Operating Temperature, All Package Types                | - 55   | + 125       | °C                 |    |
| $t_r, t_f$        | Input Rise and Fall Time<br>(Figure 1)                  | $V_{CC} = 2.0 \text{ V}$<br>$V_{CC} = 4.5 \text{ V}$<br>$V_{CC} = 6.0 \text{ V}$ | 0<br>0<br>0 | 1000<br>500<br>400 | ns |

勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
Http://www.100y.com.tw

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol   | Parameter                            | Test Conditions   | $V_{CC}$<br>V                   | Guaranteed Limit |                         |                          | Unit |     |
|----------|--------------------------------------|---|---------------------------------|------------------|-------------------------|--------------------------|------|-----|
|          |                                      |   |                                 | - 55 to<br>25°C  | $\leq 85^\circ\text{C}$ | $\leq 125^\circ\text{C}$ |      |     |
| $V_{IH}$ | Minimum High-Level Input<br>Voltage  | $V_{out} = V_{CC} - 0.1 \text{ V}$<br>$ I_{out}  \leq 20 \mu\text{A}$ | 2.0                             | 1.5              | 1.5                     | 1.5                      | V    |     |
|          |                                      |   | 3.0                             | 2.1              | 2.1                     | 2.1                      |      |     |
|          |                                      |   | 4.5                             | 3.15             | 3.15                    | 3.15                     |      |     |
|          |                                      |   | 6.0                             | 4.2              | 4.2                     | 4.2                      |      |     |
| $V_{IL}$ | Maximum Low-Level Input<br>Voltage   | $V_{out} = 0.1 \text{ V}$<br>$ I_{out}  \leq 20 \mu\text{A}$          | 2.0                             | 0.5              | 0.5                     | 0.5                      | V    |     |
|          |                                      |   | 3.0                             | 0.9              | 0.9                     | 0.9                      |      |     |
|          |                                      |   | 4.5                             | 1.35             | 1.35                    | 1.35                     |      |     |
|          |                                      |   | 6.0                             | 1.8              | 1.8                     | 1.8                      |      |     |
| $V_{OH}$ | Minimum High-Level Output<br>Voltage | $V_{in} = V_{IH}$<br>$ I_{out}  \leq 20 \mu\text{A}$                  | 2.0                             | 1.9              | 1.9                     | 1.9                      | V    |     |
|          |                                      |   | 4.5                             | 4.4              | 4.4                     | 4.4                      |      |     |
|          |                                      |   | 6.0                             | 5.9              | 5.9                     | 5.9                      |      |     |
|          |                                      | $V_{in} = V_{IH}$   | $ I_{out}  \leq 2.4 \text{ mA}$ | 3.0              | 2.48                    | 2.34                     |      | 2.2 |
|          |                                      |   | $ I_{out}  \leq 6.0 \text{ mA}$ | 4.5              | 3.98                    | 3.84                     |      | 3.7 |
|          |                                      |   | $ I_{out}  \leq 7.8 \text{ mA}$ | 6.0              | 5.48                    | 5.34                     |      | 5.2 |

# MC74HC157A

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol          | Parameter                                      | Test Conditions   | V <sub>CC</sub><br>V | Guaranteed Limit |        |         | Unit |
|-----------------|--|---|----------------------|------------------|--------|---------|------|
|                 |  |   |                      | - 55 to<br>25°C  | ≤ 85°C | ≤ 125°C |      |
| V <sub>OL</sub> | Maximum Low-Level Output Voltage               | V <sub>in</sub> = V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA  | 2.0                  | 0.1              | 0.1    | 0.1     | V    |
|                 |  |   | 4.5                  | 0.1              | 0.1    | 0.1     |      |
|                 |  |   | 6.0                  | 0.1              | 0.1    | 0.1     |      |
|                 |  | V <sub>in</sub> = V <sub>IL</sub><br> I <sub>out</sub>   ≤ 2.4 mA<br> I <sub>out</sub>   ≤ 6.0 mA<br> I <sub>out</sub>   ≤ 7.8 mA   | 3.0                  | 0.26             | 0.33   | 0.4     |      |
|                 |  |   | 4.5                  | 0.26             | 0.33   | 0.4     |      |
|                 |  |   | 6.0                  | 0.26             | 0.33   | 0.4     |      |
| I <sub>in</sub> | Maximum Input Leakage Current                  | V <sub>in</sub> = V <sub>CC</sub> or GND  | 6.0                  | ± 0.1            | ± 1.0  | ± 1.0   | μA   |
| I <sub>oz</sub> | Maximum Three-State Leakage Current            | Output in High-Impedance State<br>V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>V <sub>out</sub> = V <sub>CC</sub> or GND | 6.0                  | ± 0.5            | ± 5.0  | ± 10    | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per Package) | V <sub>in</sub> = V <sub>CC</sub> or GND<br>I <sub>out</sub> = 0 μA   | 6.0                  | 4.0              | 40     | 160     | μA   |

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub> = 50 pF, Input t<sub>r</sub> = t<sub>f</sub> = 6.0 ns)

| Symbol                                 | Parameter   | V <sub>CC</sub><br>V | Guaranteed Limit |        |         | Unit |
|--|---|----------------------|------------------|--------|---------|------|
|  |   |                      | - 55 to<br>25°C  | ≤ 85°C | ≤ 125°C |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Input A or B to Output Y<br>(Figures 1 and 4)  | 2.0                  | 105              | 130    | 160     | ns   |
|  |   | 3.0                  | 65               | 85     | 115     |      |
|  |   | 4.5                  | 21               | 26     | 32      |      |
|  |   | 6.0                  | 18               | 22     | 27      |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Select to Output Y<br>(Figures 2 and 4)        | 2.0                  | 110              | 140    | 165     | ns   |
|  |   | 3.0                  | 70               | 90     | 115     |      |
|  |   | 4.5                  | 22               | 28     | 33      |      |
|  |   | 6.0                  | 19               | 24     | 28      |      |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Output Enable to Output Y<br>(Figures 3 and 4) | 2.0                  | 100              | 125    | 150     | ns   |
|  |   | 3.0                  | 60               | 80     | 110     |      |
|  |   | 4.5                  | 20               | 25     | 30      |      |
|  |   | 6.0                  | 17               | 21     | 26      |      |
| t <sub>TLH</sub> ,<br>t <sub>THL</sub> | Maximum Output Transition Time, Any Output<br>(Figures 1 and 4)           | 2.0                  | 75               | 95     | 110     | ns   |
|  |   | 3.0                  | 27               | 32     | 36      |      |
|  |   | 4.5                  | 15               | 19     | 22      |      |
|  |   | 6.0                  | 13               | 16     | 19      |      |
| C <sub>in</sub>                        | Maximum Input Capacitance   | -                    | 10               | 10     | 10      | pF   |

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

| C <sub>PD</sub> | Power Dissipation Capacitance (Per Package)* | Typical @ 25°C, V <sub>CC</sub> = 5.0 V |  | pF |
|-----------------|--|---|--|----|
|                 |  | 33                                      |  |    |
|                 |  |   |  |    |

\* Used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>. For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

# MC74HC157A

## PIN DESCRIPTIONS

### INPUTS

#### A0, A1, A2, A3 (Pins 2, 5, 11, 14)

Nibble A inputs. The data present on these pins is transferred to the outputs when the Select input is at a low level and the Output Enable input is at a low level. The data is presented to the outputs in noninverted form.

#### B0, B1, B2, B3 (Pins 3, 6, 10, 13)

Nibble B inputs. The data present on these pins is transferred to the outputs when the Select input is at a high level and the Output Enable input is at a low level. The data is presented to the outputs in noninverted form.

### OUTPUTS

#### Y0, Y1, Y2, Y3 (Pins 4, 7, 9, 12)

Data outputs. The selected input Nibble is presented at these outputs when the Output Enable input is at a low level.

The data present on these pins is in its noninverted form. For the Output Enable input at a high level, the outputs are at a low level.

### CONTROL INPUTS

#### Select (Pin 1)

Nibble select. This input determines the data word to be transferred to the outputs. A low level on this input selects the A inputs and a high level selects the B inputs.

#### Output Enable (Pin 15)

Output Enable input. A low level on this input allows the selected input data to be presented at the outputs. A high level on this input sets all outputs to a low level.

## SWITCHING WAVEFORMS




Figure 3. HC157A




Figure 4. Y versus Selected, Noninverted





Figure 5. HC157A




\*Includes all probe and jig capacitance

Figure 6. Test Circuit

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

# MC74HC157A

## EXPANDED LOGIC DIAGRAM




勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

# MC74HC157A

## PACKAGE DIMENSIONS

PDIP-16  
N SUFFIX  
CASE 648-08  
ISSUE T


勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
Http://www.100y.com.tw



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

| DIM | INCHES    |       | MILLIMETERS |       |
|-----|-----------|-------|-------------|-------|
|     | MIN       | MAX   | MIN         | MAX   |
| A   | 0.740     | 0.770 | 18.80       | 19.55 |
| B   | 0.250     | 0.270 | 6.35        | 6.85  |
| C   | 0.145     | 0.175 | 3.69        | 4.44  |
| D   | 0.015     | 0.021 | 0.39        | 0.53  |
| F   | 0.040     | 0.70  | 1.02        | 1.77  |
| G   | 0.100 BSC |       | 2.54 BSC    |       |
| H   | 0.050 BSC |       | 1.27 BSC    |       |
| J   | 0.008     | 0.015 | 0.21        | 0.38  |
| K   | 0.110     | 0.130 | 2.80        | 3.30  |
| L   | 0.295     | 0.305 | 7.50        | 7.74  |
| M   | 0°        |       | 10°         |       |
| S   | 0.020     | 0.040 | 0.51        | 1.01  |

SOIC-16  
D SUFFIX  
CASE 751B-05  
ISSUE J




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 9.80        | 10.00 | 0.386     | 0.393 |
| B   | 3.80        | 4.00  | 0.150     | 0.157 |
| C   | 1.35        | 1.75  | 0.054     | 0.068 |
| D   | 0.35        | 0.49  | 0.014     | 0.019 |
| F   | 0.40        | 1.25  | 0.016     | 0.049 |
| G   | 1.27 BSC    |       | 0.050 BSC |       |
| J   | 0.19        | 0.25  | 0.008     | 0.009 |
| K   | 0.10        | 0.25  | 0.004     | 0.009 |
| M   | 0°          |       | 7°        |       |
| P   | 5.80        | 6.20  | 0.229     | 0.244 |
| R   | 0.25        | 0.50  | 0.010     | 0.019 |

# MC74HC157A

## PACKAGE DIMENSIONS

TSSOP-16  
DT SUFFIX  
CASE 948F-01  
ISSUE A



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.90        | 5.10 | 0.193     | 0.200 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.18        | 0.28 | 0.007     | 0.011 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

# MC74HC157A

## PACKAGE DIMENSIONS

SOEIAJ-16  
F SUFFIX  
CASE 966-01  
ISSUE O



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

| DIM            | MILLIMETERS |       | INCHES    |       |
|----------------|-------------|-------|-----------|-------|
|                | MIN         | MAX   | MIN       | MAX   |
| A              | ---         | 2.05  | ---       | 0.081 |
| A <sub>1</sub> | 0.05        | 0.20  | 0.002     | 0.008 |
| b              | 0.35        | 0.50  | 0.014     | 0.020 |
| c              | 0.18        | 0.27  | 0.007     | 0.011 |
| D              | 9.90        | 10.50 | 0.390     | 0.413 |
| E              | 5.10        | 5.45  | 0.201     | 0.215 |
| e              | 1.27 BSC    |       | 0.050 BSC |       |
| HE             | 7.40        | 8.20  | 0.291     | 0.323 |
| L              | 0.50        | 0.85  | 0.020     | 0.033 |
| LE             | 1.10        | 1.50  | 0.043     | 0.059 |
| M              | 0°          | 10°   | 0°        | 10°   |
| Q <sub>1</sub> | 0.70        | 0.90  | 0.028     | 0.035 |
| Z              | ---         | 0.78  | ---       | 0.031 |

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)