

勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-54151736
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4040B

MSI

12-stage binary counter

Product specification
File under Integrated Circuits, IC04

January 1995

12-stage binary counter

HEF4040B

MSI

DESCRIPTION

The HEF4040B is a 12-stage binary ripple counter with a clock input ($\overline{CP}$), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O_0 to O_{11}). The counter advances on the HIGH to LOW transition of $\overline{CP}$. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of $\overline{CP}$. Each counter stage is a static toggle flip-flop. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

勝特力材料 886-3-5753170

勝特力电子(上海) 86-21-54151736

勝特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

PINNING

- $\overline{CP}$
- MR
- O_0 to O_{11}
- clock input (HIGH to LOW edge-triggered)
- master reset input (active HIGH)
- parallel outputs

APPLICATION INFORMATION

Some examples of applications for the HEF4040B are:

- Frequency dividing circuits
- Time delay circuits
- Control counters

FAMILY DATA, I_{DD} LIMITS category MSI

See Family Specifications

- HEF4040BP(N): 16-lead DIL; plastic
(SOT38-1)
- HEF4040BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)
- HEF4040BT(D): 16-lead SO; plastic
(SOT109-1)
- (): Package Designator North America

HEF4040B
MSI



$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

3

12-stage binary counter

HEF4040B
MSI

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Minimum clock pulse width; HIGH	5	t _{WCPH}	50	25	ns	see also waveforms Fig.4
	10		30	15	ns	
	15		20	10	ns	
Minimum MR pulse width; HIGH	5	t _{WMRH}	40	20	ns	
	10		30	15	ns	
	15		20	10	ns	
Recovery time for MR	5	t _{RMR}	40	20	ns	
	10		30	15	ns	
	15		20	10	ns	
Maximum clock pulse frequency	5	f _{max}	10	20	MHz	
	10		15	30	MHz	
	15		25	50	MHz	

Note

1. For other loads than 50 pF at the nth output, use the slope given.

	V _{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5	400 f _i + ∑ (f _o C _L) × V _{DD} ²	where f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = load cap. (pF) ∑ (f _o C _L) = sum of outputs V _{DD} = supply voltage (V)
	10	2 000 f _i + ∑ (f _o C _L) × V _{DD} ²	
	15	5 200 f _i + ∑ (f _o C _L) × V _{DD} ²	

12-stage binary counter

HEF4040B
MSI




Fig.4 Waveforms showing propagation delays for MR to O_n and $\overline{CP}$ to O₀, minimum MR and $\overline{CP}$ pulse widths.