

NCP4302

Secondary Side Synchronous Flyback Controller

The NCP4302 is a full featured controller and driver that provide all the control and protection functions necessary for implementing a synchronous rectifier operation in a flyback converter. With the use of the NCP4302, the space conscious flyback applications such as Adaptors, chargers, set top boxes can achieve significant efficiency improvements at minimal extra cost. In addition to the synchronous rectifier control, the IC incorporates an accurate TL431 type shunt regulator, current monitoring circuit and optocoupler driver to provide a single IC secondary solution. The NCP4302 works with any type of flyback topology (continuous mode, Quasi-resonant mode or discontinuous mode) – providing a high level of versatility.

Features

- Self-contained Control of Synchronous Rectifier in CCM, DCM, and QR Flyback Applications
- Interface to External Signal for CCM Mode
- True Secondary Zero Current Detection
- High Gate Drive Currents (2.5 A Source/Sink)
- High Voltage Operation
- Current Sense Flexibility (MOSFET $R_{DS(on)}$ OR CS Resistor)
- Accurate Low Voltage Reference
 - NCP4302A 2.55 V, 1%
 - NCP4302B 1.275 V, 1%
- Programmable Independent Secondary Side t_{on} and t_{off} Delays
- Maximum Frequency of Operation up to 250 kHz
- These are Pb-Free Devices

Typical Applications

- Notebook Adapters
- LCD TV Adapters
- Consumer Appliances such as DVD, VCR
- Power Over Ethernet Applications (IP phones, Wireless Access Points)
- Battery Chargers


勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-34970699
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)



ON Semiconductor®


<http://onsemi.com>

MARKING DIAGRAM



x = Reference Voltage (A or B)
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

PIN CONFIGURATION



(Top View)

ORDERING INFORMATION

Device	Package	Shipping†
NCP4302ADR2G	SO-8 (Pb-Free)	2500/Tape & Reel
NCP4302BDR2G	SO-8 (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCP4302

PIN DESCRIPTION

Pin Number	Symbol	Description
1	SYNC/CS	Connected to the flyback winding. The current on this pin is sensed and used to turn on the Synchronous Rectification MOSFET (SRFET). This pin is also used to sense the zero crossing of the MOSFET current either using the $R_{DS(on)}$ of the SRFET or using an external current sense resistor connected between drain of the SRFET and the flyback winding.
2	TRIG	Input pin for direct turn-off of the MOSFET. Typically connected to a signal from primary controller (for CCM mode) or a signal derived from the transformer (for QR mode). Has very short propagation delay to output (<50 ns).
3	CATH	Feedback compensation pin for the TL431 shunt regulator. Has the capability to sinking 10 ma of opto current.
4	V _{REF}	Output voltage feedback through resistive divider connected to this pin. Regulated at 1.28 V (option B) or 2.55 V (option A).
5	D _{LYADJ}	A resistive divider between the power supply output and ground with the center point tied to the D _{LYADJ} input pin allows for independent adjustment of the minimum t_{on} and t_{off} delay time. The maximum external capacitance from this pin to ground is 25 pF.
6	GND	Return pin for the controller – connected to the output return.
7	DRV	Drive output for external MOSFET – 2.5 A peak drive capability, internally clamped to 13.5 V (Maximum)
8	V _{CC}	Bias voltage for the controller. Maximum voltage is 28 V.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Input Current	V _{CC} I _{CC}	-0.3 to 28 100	V mA
Drive Voltage Current	V _{DRV}	-0.3 to 18 100	V mA
Drive Current Source Sink	I _{DRV}	2.5 -2.5	Apk
Analog and Logic Inputs	TRIG, V _{REF} , D _{LYADJ}	-0.3 to 10 100	V mA
Maximum Voltage Current	SYNC/CS	- 10 to 95 100	V mA
Operating Junction Temperature Range	T _J	-40 to 125	°C
Maximum Junction Temperature	T _{Jmax}	150	°C
Storage Temperature Range	T _{Smax}	-65 to 150	°C
Lead Temperature (Soldering, 10 s)	T _{Lmax}	300	°C
Reference input Current, continuous	I _{REF}	-0.05 to 10	mA
Total Power Dissipation	P _D	225	mW
Thermal Resistance Junction-to-Ambient	θ _{JA}	178	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- This device series contains ESD protection and exceeds the following tests:
Pin 1-8: Human Body Model 2000 V per Mil-Std-883, Method 3015.
Machine Model Method 200 V
- This device contains Latch-up protection and exceeds ±100 ma per JEDEC Standard JESD78

NCP4302




Figure 1. Block Diagram

NCP4302




Figure 2. Typical Application

NCP4302

ELECTRICAL CHARACTERISTICS

($V_{CC} = 19\text{ V}$, Sync frequency = 100 kHz, $V_{REF} = V_{KA}$ ($I_{KA} = 1\text{ mA}$), $R_S = 75\text{ ohms}$, $V_{TRIG} = \text{GND}$, $C_{DRV} = 1\text{ nF}$, $R_{DLYADJ} = 30.1\text{ k}$, $V_{DLYADJ} = 2.0\text{ V}$, for typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, Max $T_J = 150^\circ\text{C}$, unless otherwise noted)

Rating	Test Conditions	Symbol	Min	Typ	Max	Unit
V_{CC}						
Start-up Threshold	$V_{CC} \uparrow$, SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V	$V_{CC(on)}$	9.6	10.4	11.2	V
Stop Threshold	$V_{CC} \downarrow$, SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V	$V_{CC(off)}$	8.5	9.2	–	V
V_{CC} shutdown Hysteresis	$V_{CC(on)} - V_{CC(off)}$	$V_{CC(HYS)}$	0.9	1.2	1.4	V
Supply current after turn-on	no-load on DRV pin, SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V	I_{CC1}	–	2.7	5.6	mA
Supply current after turn-on	SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V	I_{CC2}	–	3.6	7.5	mA

DRIVE OUTPUT

Output voltage rise-time	10–90% of the output signal SYNC/ CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V	t_r	–	–	40	ns
Output voltage fall-time	10–90% of the output signal SYNC/ CS = 0 to -0.5 V, 100 kHz, 5 μs pulse, Trig = 0 V	t_f	–	–	40	ns
Output source current (Note 3)		$I_{DRV(source)}$	–	2.5	–	Apk
Driver high level output voltage	$I_{SOURCE} = 200\text{ mA}$, SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V, $V_{CC} = 12\text{ V}$	$V_{DRV(H)}$	6.5	9.5	–	V
Output sink current (Note 3)		$I_{DRV(sink)}$	–	2.5	–	Apk
Driver Output low level output voltage	$I_{SINK} = 200\text{ mA}$, SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V, $V_{CC} = 12\text{ V}$	$V_{DRV(L)}$	–	160	500	mV
Drive voltage internal clamp	$V_{CC} = 28\text{ V}$, SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V, DRVpin = 10 k Ω	$V_{DRV(CLMP)}$	–	–	17	V
Minimum drive output voltage	$V_{CC} = V_{CC(off)} + 200\text{ mV}$, DRV pin = 10 k Ω + 1 nF, SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V	$V_{DRV(MIN)}$	5.5	6.5	–	V

SYNC/CS

The total propagation delay from SYNC/CS to the DRV output	SYNC/CS = +0.5 V to -0.5 V 100 kHz, 5 μs pulse, (Trig = 0 V)(Refer to the Drive Output specifications for Tr 50% of the output signal	t_{p1}	–	70	135	ns
Zero Current Detection	$V_{SYNC/CS} < -30\text{ mV}$	$I_{s(zcd)}$	50	230	450	μA
Current Sense Pin Offset Voltage at Zero Current Level (Note 3)		$V_{S(ZCD)}$	-30	–	–	mV
SYNC/CS Leakage current	$V_{SYNC/CS} = 95\text{ V}$	$SCS_{Leakage}$	–	–	10	μA

TRIGGER SECTION

Minimum Trigger pulse duration	SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig $\uparrow$	trig-pw	75	–	–	ns
--------------------------------	--	---------	----	---	---	----

3. Guaranteed by Design

NCP4302

ELECTRICAL CHARACTERISTICS

(V_{CC} = 19 V, Sync frequency = 100 kHz, V_{REF} = V_{KA} (I_{KA} = 1 mA), R_S = 75 ohms, V_{TRIG} = GND, C_{DRV} = 1 nF, R_{DLYADJ} = 30.1 k, V_{DLYADJ} = 2.0 V, for typical values T_J = 25°C, for min/max values T_J = -40°C to +125°C, Max T_J = 150°C, unless otherwise noted)

Rating	Test Conditions	Symbol	Min	Typ	Max	Unit
--------	-----------------	--------	-----	-----	-----	------

TRIGGER SECTION

Trigger Pulse Voltage for Gate turn-off	SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig ↑	V _{trig}	2.0	–	4.0	V
Propagation delay from TRIG to DRV turn-off	C _{DRV} = no-load, SYNC/CS = -0.5 V 100 kHz, 5 μs pulse, Trig = 0–5 V ↑	t _{p2}	–	25	85	ns

TL431 CHARACTERISTICS

Reference input voltage	I _{KA} = 5 mA, V _{KA} = V _{REF} NCP4302A T _J = +25°C T _J = -40°C to +125°C	V _{REF}	2.525 2.499	2.55 –	2.575 2.60	V
Reference input voltage	(I _K = 5 mA, V _{KA} = V _{REF}) NCP4302B T _J = +25°C T _J = -40°C to +125°C	V _{REF}	1.262 1.249	1.275 –	1.288 1.301	V
Reference Input Current	I _{KA} = 10 mA	I _{Ref}	–	0.0018	4.0	μA
Minimum CATH current for regulation	I _{SOURCE} ↑ 0 to 1 mA	I _{KA}	–	0.5	1.0	mA
Reference voltage line regulation	ΔV _{KA} = V _{CCon} – 16 V, I _{KA} = 1 mA $= \frac{\Delta V_{REF}}{\Delta V_{KA}}$	V _{KA}	–	2.0	5.0	mV/V
Off-State CATH Current	V _{KA} = 18 V, V _{REF} = 0 V (test circuit 2, V _{REF} pin grounded)	I _{off}	–	11	20	μA
Dynamic impedance	V _{KA} = V _{REF} , ΔI _{KA} = 1 mA to 10 mA	Z _{KA}	–	0.62	1.5	Ω
The maximum sink current capability	(I _{SOURCE} ↑ 0 to 10 mA)	I _{sinkmax}	10	–	–	mA

ADJUSTABLE TIME DELAY

The t _{on} time delay	SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V CD _{LADJ} internal = 10 pF (V _S = 2.0 V, R _{th} = 30.1 kΩ)	t _{on(delay)}	1.0	1.4	1.8	μs
The min and max t _{on(delay)} range (Note 3)	* R2 = 190 kΩ, R3 = 57 kΩ * R2 = 499 kΩ, R3 = 39 kΩ (*See Figure 27)	t _{on(range)}	0.45 –	– –	– 2.0	μs
The maximum and minimum input voltage operating range. (Note 3)	The maximum capacitance from pin 5 to ground is 25 pF.	V _{inDLYADJ}	1.5	–	4.5	V
The maximum and minimum input operating current into the DLYADJ pin (Note 3)		I _{inDLYADJ}	9	–	200	μA
The t _{off} time delay	SYNC/CS = 0 to -0.5 V 100 kHz, 5 μs pulse, Trig = 0 V CD _{LADJ} internal = 10 pF (V _S = 2.0 V, R _{th} = 30.1 k)	t _{off(delay)}	2.8	3.8	4.8	μs
The min and max t _{off(delay)} range (Note 3)	R2 = 66 k, R3 = 23.6 k * R2 = 408 k, R3 = 32.4 k (*See the schematic below)	t _{off(range)}	0.8 –	– –	– 4.6	μs

3. Guaranteed by Design

TYPICAL CHARACTERISTICS




Figure 1. V_{CC(on)} Threshold vs. Junction Temperature




Figure 2. V_{CC(off)} vs. Junction Temperature




Figure 3. V_{CC(HYS)} vs. Junction Temperature




Figure 4. Internal Current Consumption at No Load vs. Junction Temperature




Figure 5. Supply Current Consumption with 1 nF Load vs. Junction Temperature




Figure 6. Drive Output Rise Time vs. Junction Temperature

TYPICAL CHARACTERISTICS




Figure 7. Drive Output Fall-time vs. Junction Temperature




Figure 8. Driver V_{out} High vs. Junction Temperature




Figure 9. Driver V_{out} Low vs. Junction Temperature




Figure 10. V_{gate} Clamp vs. Junction Temperature




Figure 11. V_{OUT(min)} vs. Junction Temperature




Figure 12. t_{p1} Propagation Delay, SYNC/CS to DRIVE vs. Junction Temperature

TYPICAL CHARACTERISTICS




Figure 13. Zero Current Detect I_{source} vs. Junction Temperature




Figure 14. Trigger Pulse Voltage for Gate Turn-off vs. Junction Temperature




Figure 15. t_{p2} Propagation Delay TRIG in to DRIVE Off, NO Load vs. Junction Temperature




Figure 16. 2.55 V Reference (Option A) Voltage vs. Junction Temperature




Figure 17. 2.55 V Reference Input Current vs. Junction Temperature




Figure 18. 2.55 V Reference Minimum Cathode Current for Regulation vs. Junction Temperature

TYPICAL CHARACTERISTICS




Figure 19. 2.55 V Reference Line Regulation vs. Junction Temperature




Figure 20. 2.55 V Reference Off-State Cathode Current vs. Junction Temperature




Figure 21. 2.55 V Reference Dynamic Impedance vs. Junction Temperature




Figure 22. 1.275 V Reference Voltage (Option B) vs. Junction Temperature




Figure 23. t_{on} Delay vs. Junction Temperature




Figure 24. t_{off} Delay vs. Junction Temperature

Detailed Operating Description

The NCP4302 is designed to operate either as a standalone IC or as a companion IC to a primary side controller to help achieve efficient synchronous rectification for flyback converter systems. It has high current gate driver along with fast logic circuitry to provide appropriately timed drive signals to a synchronous MOSFET used for output rectification in a flyback converter. With its novel architecture, the NCP4302 has enough versatility to increase the synchronous rectification efficiency under any operating mode without requiring too much complexity.

Supply Section

The NCP4302 works from an available bias supply that can range from 10.4 V to 28 V (typical). This allows direct connection to the output voltage of many adapters such as notebook and LCD TV adapters. As a result, the NCP4302 simplifies circuit operation compared to other devices which require specific bias power supplies (e.g. 5 V). The high voltage capability of the V_{CC} is also a unique feature designed to allow operation across a broader range of applications. To prevent gate signal from operating under inadequate bias conditions, the NCP4302 features a UVLO circuit that turns on at 10.4 V (V_{CC} rising) typical and turns off at 9.2 V typical (V_{CC} falling).

Gate Drive Section

The NCP4302 features high current gate drivers delivering up to (>2.5 A peak) to achieve fast turn-on and turn-off requirements in a synchronous rectifier. Having a high gate drive current enables fast turn-on when SYNC/CS signal is received (to minimize body diode conduction at the peak of the current waveform) and fast turn-off when zero current or a TRIG signals are received (to prevent current reversal or cross conduction). The higher sink current also allows the MOSFET to be kept off during the instances when there is high dv/dt on the drain.

The gate voltage is clamped at 13.5 V typical to prevent larger excursion of gate voltage than needed when V_{CC} is operating from a 28 Vdc output.

The propagation delays through the logic circuits and the gate drivers are kept at a minimum as shown in the specification table.




Figure 26. Discontinuous Conduction Mode Drain Waveform

SYNC/CS Input

In a synchronous rectification application after the primary side MOSFET is turned-off, the current in the secondary of the flyback transformer initially flows through the synchronous rectification MOSFET's internal body diode. When this occurs, the drain of the MOSFET will be -0.5 to -1.0 V negative with respect to ground (the V_F of the internal body diode) and the NCP4302 current sense differential amplifier will output a 230 μ A current (typical). This current detection method is used by the NCP4302 to determine when current is flowing in the secondary of the transformer and the Synchronous Rectification MOSFET needs to be turned-on.

The zero current detection senses the current with a slight negative offset so that the switch turn-off occurs without reversal of the current.




Figure 25. Input Current Sense

Adjustable t_{on} Delay

The SYNC/CS input to the NCP4302 is used as a Reset (through logic) input to the drive enable Flip Flop; refer to the internal block diagram of the NCP4302. When current flows in the secondary of the Flyback transformer any parasitic inductance due to printed wiring board traces, or component lead can cause the voltage at the SYNC/CS input to ring above ground (refer to Figure 26). This ringing may cause the controller drive output to turn-off. To eliminate this problem the NCP4302 has a programmable t_{on} time which blanks the secondary voltage ringing by adding a minimum controller drive on time.

The minimum on time is set with a voltage divider with resistors R2 and R3 (refer to Figure 27).

$$I_{in} = \left(\left(V_{out} \cdot \frac{R3}{R3 + R2} \right) - 0.7 \right) \cdot \frac{1}{R_{th}}$$

Where R_{th} is the Thevenin equivalent resistance and is calculated by:

$$R_{th} = \frac{1}{\frac{1}{R3} + \frac{1}{R2}}$$

This input current is then used to charge an internal 10 pF capacitor setting the minimum t_{on} time.

$$t_{on(delay)} = 10 \text{ pF} \cdot \frac{4 \text{ V}}{I_{in}}$$




Figure 27. Typical Application



Figure 28. Discontinuous Conduction Mode Drain Waveform

Trigger Input

The TRIG input is used to turn-off the synchronous MOSFET prior to its current reaching zero. This input is required in a CCM operating mode. While there are several ways to determine the TRIG input, the simplest way is to generate a pulse in the primary side that precedes the turn-on of the primary MOSFET and transformer couple that pulse to the secondary into the Trig input. In converters where the operating mode is always designed to be DCM or QRM, the

Adjustable t_{off} Delay

The SYNC/CS input to the NCP4302 is used as the Set input to the drive enable Flip Flop; refer to the internal block diagram of the NCP4302. Referring to the SPICE simulations (Figure 28), you can see that when the system is operating under light load conditions the transformer secondary voltage rings below ground when the current reaches zero. When this occurs, the CS amplifier output may be falsely triggered providing a Set input to the Drive Flip Flop, turning on the output drive. To prevent the controller from prematurely turning on the synchronous rectification MOSFET, the output of the current sense amplifier is connected to a logic block with a programmable off time delay. The $t_{off(delay)}$ can be independently programmed through the DLYADJ pin.

$$I_{in} = \left(\left(V_{out} \cdot \frac{R3}{R3 + R2} \right) - 0.7 \right) \cdot \frac{1}{100k}$$

$$t_{off(delay)} = 10 \text{ pF} \cdot \frac{3.35 \text{ V}}{I_{in}}$$

TRIG input is not used. It is recommended to ground the TRIG pin in these cases.

Voltage Amplifier and Reference

The NCP4302 incorporates an accurate TL431 type Shunt regulator with two reference voltage options. The NCP4302A has a 2.5 V reference and the NCP4302B has a 1.25 V reference.




Figure 29. Typical Secondary Side Regulator

When the TL431 is being used to regulate the output of a power supply it is typically configured as shown in Figure 29. Where the output from the power supply is sensed and divided down with a resistive divider made up of R_{upper} and R_{lower} . The center point of the divider is connected to the reference pin of the NCP4302. The divider ratio scales down the output voltage to match the reference voltage, 2.5 V or 1.25 V.

$$V_{REF} = V_{out} \cdot \frac{R_{lower}}{R_{lower} + R_{upper}}$$

The R_{bias} resistor in Figure 29 sets the current through the TL431, which must be greater than 0.5 mA to guarantee its performance under all operating conditions.




Figure 30. Synchronous Rectifier

Using Synchronous Rectification

For a flyback converter to operate correctly with synchronous rectification there must be a delay between the time when the primary side MOSFET (SP Figure 30) and the secondary side Synchronous rectification MOSFETs (SS Figure 29) are conducting current. The NCP4302 can

operate in CCM, CRM, or QR modes. The next sections cover the losses associated for each of the three operating modes.

Discontinuous Conduction Mode

The basic switching waveforms for the Flyback converter operating in DCM are shown in Figure 31. When the primary side MOSFET (SP in Figure 30) is turned-on current flows is the transformer primary and ramps up from zero to I_{peak} . When the primary side MOSFET (SP) turns-off, the polarity of the transformer reverses and the energy stored in the transformer is transferred to the secondary. When the energy transfer from the transformer primary to the transformer secondary begins, (prior to the secondary side synchronous MOSFET turning-on) the secondary current flows through the internal body diode synchronous rectifiers MOSFETs (SS) and (SSD). To minimize the losses in the SSD, the propagation delay (t_{p1}) must be low. Otherwise, there will be high losses associated with the secondary peak current and the SSD forward voltage drop (NCP4302 has a typical propagation delay of 50 ns).

$$P_{Tsecondary} = P_{on} + P_{SW} + P_{diode} \quad (eq. 1)$$

$$I_{out} = \frac{I_{sec,pk}}{2} \cdot (1 - D_{on}) \quad (eq. 2)$$

$$I_{sec,rms} = I_{sec,pk} \cdot \sqrt{\frac{1 - D_{on}}{3}} \quad (eq. 3)$$

Combining equations 2 and 3,

$$I_{sec,rms}^2 = \frac{4 \cdot I_{out}^2}{3 \cdot (1 - D_{on})} \quad (eq. 4)$$

$$P_{on} = \frac{4 \cdot I_{out}^2}{3 \cdot (1 - D_{on})} \cdot R_{DS(on)} \quad (eq. 5)$$

$$P_{SW} = \frac{1}{2} \cdot C_{OSS} \cdot V_S^2 \cdot f \quad (eq. 6)$$

$$P_{diode} = V_F \cdot I_{out} \cdot t_{delay} \quad (eq. 7)$$

Where:

I_{out} is the dc output current

V_F is

D is the duty cycle

$R_{DS(on)}$ is the on resistance of the MOSFET

$$V_S = \frac{V_{in}}{n} + V_{out}$$

n is the transformer turns ratio

T_{delay} is the delay from the sync to the drive output

Discontinuous Condition Mode




Figure 31. Discontinuous Conduction Mode Waveforms

t_{p1} is the propagation delay from the SYNC/CS input to the drive output.

Continuous Conduction Mode

When operating in continuous conduction mode (CCM) the current in the secondary doesn't fall to zero prior to turning on the primary side MOSFET. To eliminate cross conduction losses (have the primary side MOSFET and secondary side MOSFET on at the same time) the trigger input to the NCP4302 must be utilized. A signal which leads the Primary Side (SP) MOSFET turning on must be coupled to the TRIG input of the NCP4302 which will turn-off the SS MOSFET referring to Figure 32.

When the energy transfer begins in the transformer secondary, prior to the secondary side synchronous MOSFET turning-on, the secondary current flows through the synchronous rectifiers MOSFET's (SS) internal body diode (SSD). To minimize the power loss in the internal body the controller propagation delay has been minimized in the NCP4302.




Figure 32. Continuous Conduction Mode Waveforms

$$P_{sync} = P_{ON} + P_{Qrr} + P_dP + PP_{OFF} \quad (\text{eq. 8})$$

$$I_{sec,RMS} \approx \left(I_{sec,peak} - \frac{\Delta I_{L_{sec}}}{2} \right) \sqrt{1-D} \quad (\text{eq. 9})$$

$$I_{sec,RMS}^2 \approx \left(I_{sec,peak} - \frac{\Delta I_{L_{sec}}}{2} \right)^2 1-D \quad (\text{eq. 10})$$

Combining equations 9 and 10,

$$\Delta I_{L_{sec}} = \frac{V_{OUT} + V_f}{\frac{LM}{n^2}} (1-D)T \quad (\text{eq. 11})$$

$$P_{on} = I_{sec,RMS}^2 \cdot R_{DS(on)} \quad (\text{eq. 12})$$

$$P_{QRR} = Q_{RR} \left(V_{OUT} + \frac{V_{IN}}{n} \right) f \quad (\text{eq. 13})$$

$$P_{BODY_DIODE} = V_f \cdot I_{OUT} \cdot f(t_{delay1} + t_{delay2}) \quad (\text{eq. 14})$$

$$P_{off} = \frac{1}{2} \cdot C_{OSS} \left(V_{out} + \frac{V_{in}}{n} \right)^2 \cdot f \quad (\text{eq. 15})$$

Q_{RR} is the recovery charge of the internal body diode

C_{oss} is the MOSFET drain to source capacitance

L_M is the transformer primary inductance

NCP4302





Figure 33.

NCP4302

PACKAGE DIMENSIONS

SOIC-8
NB SUFFIX
CASE 751-07
ISSUE AJ




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*



勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-34970699
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The product described herein (NCP4302), may be covered by the following U.S. patents: 6,271,735, 6,362,067, 6,385,060, 6,597,221. There may be other patents pending.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local Sales Representative