

seeq

52B13/52B23/52B33

52B13H/52B23H/52B33H
Electrically Erasable ROM

000701

March 1983

PRELIMINARY DATA SHEET

Features

- **Input Latches**
- **Single 5V Supply**
- **Specified over $V_{CC} \pm 10\%$ Range**
- **TTL Byte Erase/Byte Write/Chip Clear**
- **1 ms or 10 ms Byte Erase/Byte Write**
- **10,000 Erase/Write Cycles per Byte**
- **Silicon Signature™ and DiTrace™**
- **Fast Read Access Time — 250 ns**
- **JEDEC Approved Byte Wide Memory Pinout**

Description

SEEQ's family of 5 volt, electrically erasable read only memories, E²ROMs, include three densities. The 52B13 and 52B13H are 2048 x 8 bit, the 52B23 and 52B23H are 4096 x 8 bit, and the 52B33 and 52B33H are 8192 x 8 bit E²ROM. Each device operates on 5 volt TTL levels in the read, write and erase modes. In addition, high voltage (14-22 volts) may be used with the 52B13 for erase and write. All devices have a chip clear mode in which the entire memory is erased in a single erase cycle. The 52B13 performs chip clear with a high voltage signal while


the other devices in the family require only a TTL level signal on \overline{OE} . The erasure time for both chip clear and byte erase is under 10 ms for all device types. Where faster erase/write times are required, the "H" product may be used to achieve erase or write in under 1 ms.

Data, addresses, \overline{CE} , \overline{CC} and \overline{OE} are latched on the leading edge of \overline{WE} . The system controller needs only to maintain the \overline{WE} signal during the erase/write cycle after the latches are activated. Once written, which requires under 10 ms, there is no limit to the number of times that the data may be read. Each byte may be erased and written at least 10,000 times.


This family of E²ROMs include Silicon Signature™ and DiTrace™, SEEQ's on-chip traceability feature. This feature provides the ability to trace the history of any packaged device back to the wafer level. Silicon Signature™ contains device revisions and programming information. The process lot numbers and data is written into DiTrace™.

The members of SEEQ's family of latched E²ROMs are each available in the military (-55°C to +125°C) and the extended (-40°C to +85°C) temperature ranges.

Block Diagram



Pin Configurations



Pin Names

A _C	ADDRESSES — COLUMN (LOWER ORDER BITS)
A _R	ADDRESSES — ROW
CE	CHIP ENABLE
OE	OUTPUT ENABLE
WE	WRITE ENABLE
I/O	DATA INPUT : WRITE OR ERASE, DATA OUTPUT : READ
CC	CHIP CLEAR
N/C	NO CONNECT

seeq

Technology, Incorporated 1849 Fortune Drive, San Jose, California 95131 • TWX: 910-338-2313 • (408) 942-1990

Device Operation

Each member of SEEQ's family of latched E²ROM's has six modes of operation (refer to Table 1). The control signals that determine these modes are TTL compatible with the exception of two operations for the 52B13. The 52B13 has a dual voltage detection circuit that allows the use of either a TTL or a high voltage, 21-volt pulse. For byte erase and write, a 5- or 21-volt signal may be applied to \overline{WE} . For chip clear, a 21-volt signal is applied to \overline{OE} . This dual voltage capability makes the 52B13 compatible with previous generations of E²ROM's.

The "H" members of the family operate in the same manner as the other devices except for a faster \overline{WE} pulse width (TTL voltage only) during byte erase and byte write. The "H" product types permit byte write and erase times of 1 ms compared to 10 ms for the standard product. The chip clear time is 10 ms.

Read

A read is accomplished by presenting the address of the desired byte to the Column and Row Address inputs with A_0 as the LSB. Once the address is stable, \overline{CE} is brought LOW in order to enable the chip (\overline{WE} must be at a TTL HIGH during the entire read cycle). The output drivers are made active by bringing \overline{OE} to a TTL LOW. Data is valid t_{CE} after \overline{CE} or t_{OE} after \overline{OE} is LOW. The power dissipation of the chip may be reduced by taking \overline{CE} to a TTL HIGH between operations. This lowers P_D by over 60%. The latches are transparent in the read mode.

Byte Erase/Write

Each byte of the memory may be individually erased or written with TTL level pulses. The two operations have the same timing and specifications since the byte erase is performed by writing all HIGHs (HEX FF) to the selected byte. This restores the byte to its

"virgin" state of logical one. The byte erase is performed by presenting the device with \overline{CE} at a logical LOW and \overline{OE} at a logical HIGH after the address is stable. These controls must be stable for t_S before \overline{WE} is taken active. The data must be stable for t_{DS} . All of these control inputs together with the address and data lines are latched on the falling edge of \overline{WE} . After t_H they may be removed and the next condition established while the byte is being erased or written. This effectively increases the write speed. After t_{WP} , \overline{WE} may be returned to the TTL HIGH level and the next operation begun t_{WR} after the rising edge of the pulse.

Chip Clear

The chip clear is performed by taking \overline{CC} and \overline{CE} to a TTL LOW level and \overline{OE} to a HIGH level. For the 52B13, this requires a high voltage level but all other family members operate on TTL levels. The order in which the controls are set does not matter, only that they are stable for t_S before \overline{WE} goes low. The I/O and the Address inputs are Don't Care's. After the control and data inputs are stable, take \overline{WE} low. This latches all control and data inputs and, after t_H all inputs with the exception of \overline{WE} become Don't Care's. \overline{WE} must be maintained at a LOW level for the duration of the chip clear cycle and then return it to a HIGH level. Another mode of operation may be started t_{WR} after \overline{WE} is stable. The memory has now been returned to its "virgin" state and contains all 1's.

Power Up/Down Considerations

Internal circuitry on all devices guard against inadvertent programming of bits during times when V_{CC} is below the normal operating voltage. The device outputs will remain in high impedance and the write/erase circuitry disabled as long as \overline{WE} is kept at V_{IL} . Normal operation, as outlined in Table 1, can begin only after \overline{WE} has been taken to V_{IH} .

Table 1. Mode Selection ($V_{CC} = 5V \pm 10\%$)

Mode \ Function	\overline{CE}	\overline{CC} [3]	\overline{OE}	\overline{WE}	I/O
Read ¹	V_{IL}	V_{IH}	V_{IL}	V_{IH}	DOUT
Standby ¹	V_{IH}	Don't Care	Don't Care	Don't Care	High Z
Byte Erase ²	V_{IL}	V_{IH}	V_{IH}	V_{IL}	$DIN = V_{IH}$
Byte Write ²	V_{IL}	V_{IH}	V_{IH}	V_{IL}	DIN
Chip Erase ²	V_{IL}	V_{IL}	V_{OE}/V_{IH} ⁴	V_{IL}	$DIN = V_{IH}$
Write/Erase Inhibit	V_{IH}	Don't Care	Don't Care	Don't Care	High Z

Notes:

- \overline{WE} may be from V_{IH} to 6V in the read and standby mode.
- \overline{WE} may be at V_{IL} (TTL W/E Mode) or from 15V to 22V (High Voltage W/E Mode) in the byte erase, byte write, or chip erase mode of the 52B13. \overline{WE} must be used in the TTL W/E mode only for all "H" products.
- \overline{CC} available only on 52B23/52B23H and 52B33/52B33H.
- The 52B13/52B13H require V_{OE} . All other devices require V_{IH} .

52B13/52B23/52B33 52B13H/52B23H/52B33H

PRELIMINARY DATA SHEET

Absolute Maximum Stress Ratings*

Temperature

Storage -65° C to +100° C
Under Bias -10° C to +80° C

All Inputs or Outputs with

Respect to Ground +6V to -0.3V

52B13 Only

\overline{WE} During Writing/Erasing

with Respect to Ground +22.5V to -0.3V

Duration of \overline{WE} Supply at

22V During W/E Inhibit 24 Hours

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions (All Operating Modes — Reference Table 1)

	52BXX-3	52BXX-200/-250/-350
V _{CC} Supply Voltage	5V ± 5%	5V ± 10%
Temperature Range	0 to 70° C	0 to 70° C

D.C. Operating Characteristics During Read or Write/Erase

(Over the Operating V_{CC} and Temperature Range)

Symbol	Parameter	Min.	Nom.[1]	Max.	Unit	Test Conditions
I _{IN}	Input Leakage Current			10	μA	V _{IN} = V _{CC} Max.
I _O	Output Leakage Current			10	μA	V _{OUT} = V _{CC} Max.
I _{WE}	Write Enable Leakage Read Mode			10	μA	$\overline{WE} = V_{IH}$
	TTL W/E Mode			10	μA	$\overline{WE} = V_{IL}$
	High Voltage W/E Model ²			1.5	mA	$\overline{WE} = 22V, \overline{CE} = V_{IL}$
	High Voltage W/E Inhibit Model ²			1.5	mA	$\overline{WE} = 22V, \overline{CE} = V_{IH}$
	Chip Erase — TTL Mode			10	μA	$\overline{WE} = V_{IL}$
	Chip Erase — High Voltage Model ²			1.5	mA	$\overline{WE} = 22V$
I _{CC1}	V _{CC} Standby Current	52B13/H	15	30	mA	$\overline{CE} = V_{IH}$
		52B23/H, 52B33/H	18	40	mA	
I _{CC2}	V _{CC} Active Current	52B13/H	50	80	mA	$\overline{CE} = \overline{OE} = V_{IL}$
		52B23/H, 52B33/H	60	110	mA	
V _{IL} (D.C.)	Input Low Voltage (D.C.)	-0.1		0.8	V	
V _{IL} (A.C.)	Input Low Voltage (A.C.)	-0.4			V	Time = 10 ns
V _{IH}	Input High Voltage	2		V _{CC} + 1	V	
V _{WE}	\overline{WE} Read Voltage	2		V _{CC} + 1	V	
	\overline{WE} Write/Erase Voltage TTL Mode	-0.1		0.8	V	
	High Voltage Model ²	14		22	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -400 μA
V _{OE}	\overline{OE} Chip Erase Voltage	14		22	V	I _{OE} = 10 μA

Notes:

1. Nominal values are for T_A = 25° C and V_{CC} = 5.0V.

2. Applies to 52B13 only.

SEEQ Technology, Incorporated

52B13/52B23/52B33 52B13H/52B23H/52B33H

PRELIMINARY DATA SHEET


A.C. Operating Characteristics During Read (Over Operating V_{CC} and Temperature Range)

Symbol	Parameter	Device Number Extension	52BXX/52BXXH			Units	Conditions
			Min.	Nom.	Max.		
t _{ACC}	Address to Data Valid	-200			200	ns	$\overline{CE} = \overline{OE} = V_{IL}$
		-250			250	ns	
		-350/-3			350	ns	
t _{CE}	Chip Enable to Data Valid	-200			200	ns	$\overline{OE} = V_{IL}$
		-250			250	ns	
		-350/-3			350	ns	
t _{OE} ^[1]	Output Enable to Data Valid	-200	10		80	ns	$\overline{CE} = V_{IL}$
		-250	10		90	ns	
		-350/-3	10		100	ns	
t _{DF} ^[2]	Output Enable to High Impedance	-200	0		60	ns	$\overline{CE} = V_{IL}$
		-250	0		70	ns	
		-350/-3	0		80	ns	
t _{OH}	Output Hold				0	ns	$\overline{CE} = \overline{OE} = V_{IL}$
C _{IN} / C _{OUT} ^[3]	Input/Output Capacitance				10	pF	V _{IN} =0/V _{OUT} =0, T _A = 25°C

A.C. Operating Characteristics During Write/Erase (Over Operating V_{CC} and Temperature Range)

Symbol	Parameter	Min.	Max.	Units	
Q ^[4]	Maximum Endurance	10,000		Cycles/Byte	
t _s	\overline{CC} , \overline{CE} , \overline{OE} or A _N Setup to \overline{WE}	50		ns	
t _{DS}	Data Setup to \overline{WE}	0		ns	
t _H ^[5]	\overline{WE} to \overline{CE} , \overline{OE} , \overline{CC} , A _N or Data Change	50		ns	
t _{WP}	Write Enable, \overline{WE} , Pulse Width	Chip Clear — All Devices	9	70	ms
		Byte Modes — 52BXX	9	70	ms
		Byte Modes — 52BXXH	1	20	ms
t _{WR} ^[6]	\overline{WE} to Mode Change	50		ns	

READ TIMING



Notes:


- \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
- t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.
- This parameter is periodically sampled.
- Maximum endurance, Q, is the number of write and erase cycles/byte.
- After t_H , hold time, from \overline{WE} , the inputs \overline{CE} , \overline{OE} , \overline{CC} , Address and Data are latched and are "Don't Cares" until t_{WR} , Write Recovery Time, after the trailing edge of \overline{WE} .
- The Write Recovery Time, t_{WR} , is the time after the trailing edge of \overline{WE} that the latches are open and able to accept the next mode set-up conditions. Reference Table 1 (page 2) for mode control conditions.

seeq Technology, Incorporated


52B13/52B23/52B33 52B13H/52B23H/52B33H

PRELIMINARY DATA SHEET

BYTE ERASE OR BYTE WRITE TIMING



CHIP ERASE TIMING



ADDRESS AND I/O PINS ARE "DON'T CARE".


*IN THE BYTE ERASE/WRITE OR CHIP ERASE MODE, WE FOR THE 52B13 MAY BE EITHER A HIGH OR TTL VOLTAGE. WE FOR THE 52XXH IS TTL ONLY.

**IN THE CHIP ERASE MODE, OE IS A HIGH VOLTAGE FOR THE 52B13/52B13H ONLY.

52B13/52B23/52B33 52B13H/52B23H/52B33H


PRELIMINARY DATA SHEET

Microprocessor Interface Circuit Example for Byte Write/Erase



NOTE:
ALL SIGNALS MUST SATISFY THE RELATIONSHIPS INDICATED BY THE TIMING DIAGRAMS SHOWN ON PAGES 4 AND 5. E²ROM SELECT IS DERIVED FROM THE CHIP SELECT SIGNALS OF ALL DEVICES FOR WHICH THIS CIRCUIT GATES WE. THIS MAY ENTAIL A SIMPLE OR FUNCTION. IN CASE OF A SINGLE E²ROM, THE TWO SIGNALS WOULD BE COMMON.

Typical E²ROM Write/Erase Routine



PRELIMINARY DATA SHEET

**52B13/52B23/52B33
52B13H/52B23H/52B33H**

U.S. SALES OFFICES

Corporate Sales and Marketing Headquarters
SEEQ Technology, Inc.
San Jose, California 95131
(408) 942-1990
TWX: 910-338-2313
Telex: 296609

Western Area Sales Office
SEEQ Technology, Inc.
Irvine, California 92714
(714) 545-4232

Central Area Sales Office
SEEQ Technology, Inc.
Itasca, Illinois 60143
(312) 773-3860

Eastern Area Sales Office
SEEQ Technology, Inc.
Burlington, Massachusetts 01803
(617) 229-6350
TWX: 710-332-8926

**Authorized Manufacturer's Representatives
North America**

Alabama
Electronic Sales, Inc.
Huntsville, AL
(205) 533-1735

Arizona
Summit Sales
Scottsdale, AZ
(602) 998-4850

California
Balzer/Wolf Associates
Beverly Hills, CA
(714) 979-1775

Balzer/Wolf Associates
Canoga Park, CA
(213) 888-7432

Balzer/Wolf Associates
Costa Mesa, CA
(714) 979-1775

Harvey King Inc.
San Diego, CA
(619) 566-5252

Taarcom, Inc.
Mountain View, CA
(415) 960-1550

Colorado
Waugaman Associates, Inc.
Wheatridge, CO
(303) 423-1020

Florida
Lawrence Associates, Inc.
Boca Raton, FL
(305) 368-7373

Lawrence Associates, Inc.
Clearwater, FL
(813) 584-8110

Lawrence Associates, Inc.
West Melbourne, FL
(305) 724-8294

Georgia
Electronic Sales, Inc.
Norcross, GA
(404) 448-6554

Illinois
Micro Sales, Inc.
Arlington Heights, IL
(312) 956-1000

Indiana
Valentine & Associates
Greenwood, IN
(317) 888-2260

Valentine & Associates
South Bend, IN
(219) 288-7070

Iowa
Cahill, Schmitz & Cahill
of Iowa, Inc.
Cedar Rapids, IA
(319) 377-8219

Kansas
Advanced Technical Sales
Overland Park, KS
(913) 492-4333

Massachusetts
Mill-Bern Associates, Inc.
Burlington, MA
(617) 273-1313

Michigan
Rathsburg Associates, Inc.
Detroit, MI
(313) 882-1717

Minnesota
Cahill, Schmitz & Cahill, Inc.
St. Paul, MN
(612) 646-7217

Missouri
Advanced Technical Sales
St. Louis, MO
(314) 227-4448

New York
ERA Inc.
Commack, NY
(516) 543-0510

Sweden
Svensk Teleindustri AB
Vallingby
Tel: 08-380320
Telex: 13033 (STIAB S)

New York (cont.)
Precision Sales
Binghamton, NY
(607) 648-8833

Precision Sales
Liverpool, NY
(315) 451-3480

Precision Sales
Pittsford, NY
(716) 381-2820

Precision Sales
Pleasant Valley, NY
(914) 635-3233

North Carolina
J&B Sales, Inc.
Raleigh, NC
(919) 772-3546

Ohio
The Lyons Corporation
Dayton, OH
(513) 278-0714

The Lyons Corporation
Richfield, OH
(216) 659-9224

Oregon
Northwest Marketing
Associates, Inc.
Portland, OR
(503) 297-2581

Pennsylvania
L.D. Lowery
Broomall, PA
(215) 356-5300

Texas
Technology Sales, Inc.
Dallas, TX
(214) 380-0200

Utah
Waugaman Associates, Inc.
South Jordan, UT
(801) 254-0570

Washington
Northwest Marketing
Associates, Inc.
Bellevue, WA
(206) 455-5846

Canada
RFQ LTD.
Etobicoke, Ontario
Canada
(416) 626-1445
RFQ LTD.
Ottawa, Ontario
Canada
(613) 820-8445

International

West Germany
ADICOM
Muenchen
Tel: (089) 472091-94
Telex: 521 3934

Italy
Eledra 3S
Milano
Tel: 34 97 51
Telex: 332332 (ELEDRA)

**Authorized Nationwide Distributor
Schweber Electronics, Inc.**

Alabama
Huntsville, AL
(205) 882-2200

California
Canoga Park, CA
(213) 999-4702

Irvine, CA
(714) 556-3880

Sacramento, CA
(916) 929-9732

Santa Clara, CA
(408) 748-4700

Connecticut
Danbury, CT
(203) 792-3500

Florida
Altamonte Springs, FL
(305) 331-7555

Florida
Hollywood, FL
(305) 927-0511

Georgia
Norcross, GA
(404) 449-9170

Illinois
Elk Grove Village, IL
(312) 364-3750

Iowa
Cedar Rapids, IA
(319) 373-1417

Kansas
Overland Park, KS
(913) 492-2921

Maryland
Gaithersburg, MD
(301) 840-5900

Massachusetts
Bedford, MA
(617) 275-5100

Michigan
Livonia, MI
(313) 525-8100

Minnesota
Eden Prairie, MN
(612) 941-5280

Missouri
Earth City, MO
(314) 739-0526

Nevada
Reno, NV
(916) 929-9732

New Hampshire
Manchester, NH
(603) 625-2250

New Jersey
Fairfield, NJ
(201) 227-7880

New York
Rochester, NY
(716) 424-2222

Westbury, NY
(516) 334-7474

North Carolina
Raleigh, NC
(919) 876-0000

Ohio
Beachwood, OH
(216) 464-2970

Dayton, OH
(513) 439-1800

Oklahoma
Tulsa, OK
(918) 622-8000

Pennsylvania
Horsham, PA
(215) 441-0600

Pittsburgh, PA
(412) 782-1600

Texas
Austin, TX
(512) 458-8253

Dallas, TX
(214) 661-5010

Houston, TX
(713) 784-3600

Wisconsin
Brookfield, WI
(414) 784-9020

The "Preliminary Data Sheet" designation on a SEEQ data sheet indicates that the product is not fully characterized. The specifications are subject to change, are based on design goals or preliminary part evaluation, and are not guaranteed. SEEQ Technology or an authorized sales representative should be consulted for current information before using this product. No responsibility is assumed by SEEQ for its use, nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. SEEQ reserves the right to make changes in specifications at any time and without notice.

200101/40K/383



Technology, Incorporated 1849 Fortune Drive, San Jose, California 95131 • TWX: 910-338-2313 • (408) 942-1990