

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-34970699  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

## HEF4073B

### gates

### Triple 3-input AND gate

Product specification  
File under Integrated Circuits, IC04

January 1995

Triple 3-input AND gate

HEF4073B  
gates

TRIPLE 3-INPUT AND GATE

The HEF4073B provides the positive triple 3-input AND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF4073BP(N): 14-lead DIL; plastic (SOT27-1)

HEF4073BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)

HEF4073BT(D): 14-lead SO; plastic (SOT108-1)

( ): Package Designator North America




Fig.3 Logic diagram (one gate).

FAMILY DATA

I<sub>DD</sub> LIMITS category GATES

} see Family Specifications

## Triple 3-input AND gate

HEF4073B  
gates

## A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$

	$V_{DD}$ V	symbol	typ.	max.		typical extrapolation formula	
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t <sub>PHL</sub>	55	110	ns	$23 \text{ ns} + (0,55 \text{ ns/pF}) C_L$	
	10		25	50	ns	$14 \text{ ns} + (0,23 \text{ ns/pF}) C_L$	
	15		20	40	ns	$12 \text{ ns} + (0,16 \text{ ns/pF}) C_L$	
	5		t <sub>PLH</sub>	45	90	ns	$13 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10			20	40	ns	$9 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15			15	30	ns	$7 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times	5	t <sub>THL</sub>	60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$	
	10		30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$	
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$	
	5	t <sub>TLH</sub>	60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$	
	10		30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$	
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$	

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5	$600 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i$ = input freq. (MHz)
	10		$f_o$ = output freq. (MHz)
	15		$C_L$ = load capacitance (pF)
			$\Sigma(f_o C_L)$ = sum of outputs
			$V_{DD}$ = supply voltage (V)