




UNIVERSAL CONTROLLER

for Stepping Motor Driving

PMM8713



勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-34970699
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)



SANYO DENKI CO.,LTD.

① GENERAL

The universal controller PMM8713 for driving SANYO stepping motor is a C-MOS monolithic type IC designed for controlling stepping motors of three-phase and four-phase type.

The Sanyo's PMM8713 is designed to control either of 3 phase and 4 phase stepping motors in any mode of 1 phase excitation, 2 phase excitation or 1-2 phase excitation.

In addition to that, when darlington type transistors are only inserted in the output lines, it can work on switching of higher current ratings of stepping motors.

PMM8713 has been developed for the purpose of simplifying the utilization of stepping motors and it permits to easily compose a stepping motor drive unit by preparing a pulse oscillator (pulse input signal), power switching transistors and DC power supply.

It is advantageous that it affords cost savings in parts inventory, purchasing, handling, assembly labor, circuit test and design.

② FEATURES

★ Universal controller:

The following 6 types of mode can be selected by means of a excitation mode change-over terminal:

- 4 phase 1 excitation
- 4 phase 2 excitation
- 4 phase 1-2 excitation
- 3 phase 1 excitation
- 3 phase 2 excitation
- 3 phase 1-2 excitation

★ Wider range of power supply voltage: $V_{DD} = +4V \sim +18V$

★ High output current: 20mA min. for both sink and source



★ High noise margin: All input terminals have built-in schmitt circuit

★ 2 types of pulse input: 2 input terminal system } selectable
1 input, 1 change-over terminal system }

★ Excitation detecting monitor: Outputs monitor signal showing operating condition of controller

③ PIN CONNECTION [16 LEAD PLASTIC DUAL IN LINE PACKAGE]

(Fig.-1)



PIN NO.	Pin	Description
1	CU	Input pulse, UP clock
2	CD	Input pulse, DOWN clock
3	CK	Input pulse, clock
4	U/D	Change-over of rotation direction "0" DOWN, "1" UP
5	EA	Excitation-mode change over
6	EB	
7	ϕ_c	3, 4 phase-change
8	VSS	(GND)

PIN NO.	Pin	Description
9	\bar{R}	Reset
10	ϕ_4	Output
11	ϕ_3	Output
12	ϕ_2	Output
13	ϕ_1	Output
14	EM	Excitation monitor
15	CO	Input pulse monitor
16	VDD	(+4 ~ +18V)

} 3 phase } 4 phase

See Table -1

④ FUNCTION TABLE

(Table-1)

Excitation Mode		Input								Output					
		ϕ_c	EA	EB	CU	CD	CK	U/D	\bar{R}	Co	EM	ϕ_1	ϕ_2	ϕ_3	ϕ_4
3 phase	1-2 excitation	0	1	1	×	×	×	×	0	-	1	1	0	1	0
	2 excitation	0	0	0	×	×	×	×	0	-	1	1	0	1	0
	1 excitation	0	0 OR 1	0	×	×	×	×	0	-	0	1	0	0	0
4 phase	1-2 excitation	1	1	1	×	×	×	×	0	-	1	1	0	0	1
	2 excitation	1	0	0	×	×	×	×	0	-	1	1	0	0	1
	1 excitation	1	0 OR 1	0	×	×	×	×	0	-	0	1	0	0	0

×; not considered -; not defined

5 EXCITATION SEQUENCE (Table-2)

4 Phase 2 Excitation (a)

Pulse Phase	0 (Reset)	1	2	3	4
ϕ_1	1	1	0	0	1
ϕ_2	0	1	1	0	0
ϕ_3	0	0	1	1	0
ϕ_4	1	0	0	1	1
UP	→				
DOWN	←				

3 Phase 2 Excitation(b)

Pulse Phase	0 (Reset)	1	2	3
ϕ_1	1	1	0	1
ϕ_2	0	1	1	0
ϕ_3	1	0	1	1
UP	→			
DOWN	←			

4 Phase 1-2 Excitation (c)

Pulse Phase	0 (Reset)	1	2	3	4	5	6	7	8	
ϕ_1	1	1	1	0	0	0	0	0	1	
ϕ_2	0	0	1	1	1	0	0	0	0	
ϕ_3	0	0	0	0	1	1	1	0	0	
ϕ_4	1	0	0	0	0	0	0	1	1	
UP	→									
DOWN	←									

3 Phase 1-2 Excitation (d)

Pulse Phase	0 (Reset)	1	2	3	4	5	6
ϕ_1	1	1	1	0	0	0	1
ϕ_2	0	0	1	1	1	0	0
ϕ_3	1	0	0	0	1	1	1
UP	→						
DOWN	←						

4 Phase 1 Excitation (e)

Pulse Phase	0 (Reset)	1	2	3	4
ϕ_1	1	0	0	0	1
ϕ_2	0	1	0	0	0
ϕ_3	0	0	1	0	0
ϕ_4	0	0	0	1	0
UP	→				
DOWN	←				

3 Phase 1 Excitation (f)

Pulse Phase	0 (Reset)	1	2	3
ϕ_1	1	0	0	1
ϕ_2	0	1	0	0
ϕ_3	0	0	1	0
UP	→			
DOWN	←			


6 FUNCTION OF EXCITATION MONITOR (PIN NO.14) AND INPUT PULSE MONITOR (PIN NO.15)

Excitation monitor (Pin No.14) — E_M (Table-3)

Mode	Input Pulse	0 (Reset)	1	2	3	4	5	6	7	8
3, 4 phase 1 excitation		0	0	0	0	0	0	0	0	0
3, 4 phase 2 excitation		1	1	1	1	1	1	1	1	1
3, 4 phase 1-2 excitation		1	0	1	0	1	0	1	0	1

- When output mode is set at 2 phase excitation, transmits "1" level.
- And when at 1 phase excitation, transmits "0" level.

Input pulse monitor (Pin No.15) — C_o (Fig.-2)



7 MAXIMUM RATINGS (Table-4)




Parameter	Symbol	Ratings	Units
Supply Voltage	V_{DD}	-0.5 ~ +18	V
Input Voltage	V_{IN}	-0.5 ~ $V_{DD} + 0.5$	V
Operating temperature range	T_A	-40 ~ +85	$^{\circ}C$
Storage temperature range	T_{STG}	-65 ~ +150	$^{\circ}C$
Power Dissipation	P_D	280 ($T_A = -40^{\circ}C \sim +60^{\circ}C$) 160 ($T_A = +60^{\circ}C \sim +85^{\circ}C$)	mW
Output current	I_O	35	mA

8 ELECTRICAL CHARACTERISTICS

DC characteristics $T_A = -40^{\circ}C \sim +85^{\circ}C$

Parameter	Symbol	V_{DD}	Test Conditions	Limits			Units		
				Min.	Typ.	Max.			
Input voltage	"H" level	5V	$V_{IH} = 5V$	3.5			V		
		15V	$V_{IH} = 15V$	11					
	"L" level	5V	$V_{IL} = 5V$		1.5				
		15V	$V_{IL} = 15V$		4.0				
Output voltage	"H" level	5V	$V_{IH} = 5V, V_{IL} = 0V, I_{OH} = 0$	4.9			V		
		15V	$V_{IH} = 15V, V_{IL} = 0V, I_{OH} = 0$	14.9					
	"L" level	5V	$V_{IH} = 5V, V_{IL} = 0V, I_{OL} = 0$		0.1				
		15V	$V_{IH} = 15V, V_{IL} = 0V, I_{OL} = 0$		0.1				
	Output current	"H" level	5V	$V_{IH} = 5V, V_{IL} = 0V, V_{OUT} = 2V$	-20				mA
			15V	$V_{IH} = 15V, V_{IL} = 0V, V_{OUT} = 12V$	-20				
		"L" level	5V	$V_{IH} = 5V, V_{IL} = 0V, V_{OUT} = 3V$	20				
			15V	$V_{IH} = 15V, V_{IL} = 0V, V_{OUT} = 20V$	20				
Co. Em Output	"H" level	5V	$V_{IH} = 5V, V_{IL} = 0V, V_{OUT} = 2.5V$	-0.8			μA		
		15V	$V_{IH} = 15V, V_{IL} = 0V, V_{OUT} = 12.5V$	-1.6					
	"L" level	5V	$V_{IH} = 5V, V_{IL} = 0V, V_{OUT} = 0.4V$	1.8					
		15V	$V_{IH} = 15V, V_{IL} = 0V, V_{OUT} = 0.4V$	3.6					
Input current	I_I	15V	$V_{IH} = 15V, V_{IL} = 0V$	10		μA			
Stand by current	I_{DD}	15V	$V_{IH} = 15V, V_{IL} = 0V$	1		mA			


Characteristic of output current vs voltage — $\phi_1 \sim \phi_4$ (Fig.-3)



AC characteristics (Table-6)


Parameter	Symbol	Test Condition		Limits			Units
		V _{DD}		Min.	Typ.	Max.	
Max. clock frequency	f _{MAX}	5 V	tr=tf=20ns	1			MHz
		15V	C _L =50PF	2			
Min. clock pulse width	t _{WL}	5 V	tr=tf=20ns			500	ns
		15V	C _L =50PF			250	
Min. reset pulse width	t _{WR}	5 V	tr=tf=20ns			1000	ns
		15V	C _L =50PF			500	
Propagation delay time (from clock input to φ output)	t _{PD}	5 V	tr=tf=20ns			2000	ns
		15V	C _L =50PF			1000	
Set up time	t _{SET}	5 V	tr=tf=20ns	0			ns
		15V	C _L =50PF	0			
Hold time	t _{HOLD}	5 V	tr=tf=20ns	250			ns
		15V	C _L =50PF	125			

Input, output waveforms (Fig.-4)




9 APPLICATION EXAMPLES

(Fig.-5)




(Fig.-6)

2 input terminal system



(Fig.-7)

1 input, 1 change-over terminal system



(Note 1) Recommended the followings be used for output resistors

- R₁ to R₄ : 1/2W 100Ω ±5% when V_{DD} = 5V
- 1W 300Ω ±5% when V_{DD} = 10V
- 1W 500Ω ±5% when V_{DD} = 15V

The output current at this time will be about I_{OH} = 15 ~ 27mA. (with Tr V_{BE(SAT)} = 1.2V).

In case I_{OH} larger than this value is required, please design a unit in accordance with Fig. 3-(a), 3-(b) and 3-(c).

- (Note 2) It is recommended that darlington type transistors (V_{BE(SAT)} is less than 2V, h_{FE} is more than 500) be used as switching transistors (Tr₁ ~ Tr₄).
- (Note 3) Please select proper input terminals depend on the type of mode to be used and input system and connect them in accordance with this catalog (Table-1, Fig.-6, Fig.-7) for use.
- (Note 4) As for the excitation sequence of φ₁ to φ₄, please refer to Par. 5, excitation sequence, of this catalog.

PMM8713 has a built-in protective circuit at its input to prevent it from being damaged by high voltage and static electricity. However, it is very high in impedance, therefore, it should be used with great care exercised not to apply a voltage higher than its

maximum rating. Especially in operation, it is required to be kept within such a range as V_{SS} ≤ (V_{IN}, V_{OUT}) ≤ V_{DD}. Input terminals not in use should be connected to V_{SS} or V_{DD}.

SANYO DENKI CO.,LTD.

No.15-1, 1-chome, Kitaotsuka
Toshima-ku, Tokyo, JAPAN
TEL: TOKYO (03) 917-5151~9
TLX: 2722176 SANYOT J
FAX: (03) 917-0643 GIII