



Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

General Description

The MAX9691/MAX9692/MAX9693 are ultra-fast ECL comparators capable of very short propagation delays. Their design maintains the excellent DC matching characteristics normally found only in slower comparators.

The MAX9691/MAX9692/MAX9693 have differential inputs and complementary outputs that are fully compatible with ECL-logic levels. Output current levels are capable of driving 50Ω terminated transmission lines. The ultra-fast operation makes signal processing possible at frequencies in excess of 600MHz.

The MAX9692/MAX9693 feature a latch-enable (LE) function that allows the comparator to be used in a sample-hold mode. When LE is ECL high, the comparator functions normally. When LE is driven ECL low, the outputs are forced to an unambiguous ECL-logic state, dependent on the input conditions at the time of the latch input transition. If the latch-enable function is not used on either of the two comparators, the appropriate LE input must be connected to ground; the companion LE input must be connected to a high ECL logic level.

These devices are available in SO, QSOP, and tiny μMAX packages for added space savings.

Applications

High-Speed Line Receivers
 Peak Detectors
 Threshold Detectors
 High-Speed Triggers

Features

- ◆ 1.2ns Propagation Delay
- ◆ 100ps Propagation Delay Skew
- ◆ 150ps Dispersion
- ◆ 0.5ns Latch Setup Time
- ◆ 0.5ns Latch-Enable Pulse Width
- ◆ Available in μMAX and QSOP Packages
- ◆ +5V, -5.2V Power Supplies

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9691EUA	-40°C to +85°C	8 μMAX
MAX9691ESA	-40°C to +85°C	8 SO
MAX9691EPA	-40°C to +85°C	8 PDIP


Ordering Information continued at the end of data sheet.

Selector Guide

PART	COMPARATORS PER PACKAGE	LATCH ENABLE	PIN-PACKAGE
MAX9691	1	No	8 μMAX, 8 SO, 8 PDIP
MAX9692	1	Yes	10 μMAX, 16 SO, 16 PDIP
MAX9693	2	Yes	16 QSOP, 16 SO, 16 PDIP

Pin Configurations appear at end of data sheet.

Functional Diagrams



Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V_{CC})	-0.3V to +6V	8-Pin PDIP (derate 10.53mW/°C above +70°C).....	842mW
Supply Voltage (V_{EE})	-6V to +0.3V	10-Pin μ MAX (derate 5.6mW/°C above +70°C).....	444mW
Input Voltage	($V_{CC} + 0.3V$) to ($V_{EE} - 0.3V$)	16-Pin QSOP (derate 8.3mW/°C above +70°C).....	667mW
Output Short-Circuit Duration	Continuous	16-Pin SO (derate 8.7mW/°C above +70°C).....	696mW
Differential Input Voltage	 $\pm 5V$	16-Pin PDIP (derate 9.09mW/°C above +70°C).....	727mW
Latch Enable	($V_{EE} - 0.3V$) to +0.3V	Operating Temperature Range	-40°C to +85°C
Output Current	50mA	Junction Temperature	+150°C
Input Current	 $\pm 25mA$	Storage Temperature Range	-55°C to +150°C
Continuous Power Dissipation ($T_A = +70^\circ C$)		Lead Temperature (soldering, 10s)	+300°C
8-Pin μ MAX (derate 4.1mW/°C above 70°C).....	330mW		
8-Pin SO (derate 5.88mW/°C above +70°C).....	471mW		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

($V_{CC} = +5V$, $V_{EE} = -5.2V$, $R_L = 50\Omega$ to V_T , $V_T = -2V$, $LE = 0$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	V_{OS}	$T_A = +25^\circ C$	-6.5		6.5	mV
		$T_A = T_{MIN}$ to T_{MAX}	-11.5		+11.5	
Temperature Coefficient	$\Delta V_{OS}/\Delta T$			10		$\mu V/^\circ C$
Input Offset Current	I_{OS}	$T_A = +25^\circ C$		0.2	5	μA
		$T_A = T_{MIN}$ to T_{MAX}			8	
Input Bias Current	I_B	$T_A = +25^\circ C$		6	20	μA
		$T_A = T_{MIN}$ to T_{MAX}			30	
Input Voltage Range	V_{CM}	Note 1	-2.5		+3.0	V
Common-Mode Rejection Ratio	CMRR	$-2.5V \leq V_{CM} \leq +3.0V$ (Note 1)	60	80		dB
Positive Power-Supply Rejection Ratio	+PSRR	$4.5V \leq V_{CC} \leq 5.5V$		60		dB
Negative Power-Supply Rejection Ratio	-PSRR	$-5.7V \leq V_{EE} \leq -4.7V$		60		dB
Open-Loop Gain	AOL	$V_{CM} = 0V$		70		dB
Differential Input Resistance	R_{IN}	$-10mV < V_{IN} < 10mV$		60		k Ω
Differential Input Clamp Voltage				1.7		V
Input Capacitance	C_{IN}			3		pF
Latch Enable Input Current High	$I_{IH}(LE)$	$V_{IH}(LE) = 1.1V$		60	120	μA
Latch Enable Input Current Low	$I_{IL}(LE)$	$V_{IL}(LE) = 1.5V$		0.2	10	μA
Latch Enable Logic High Voltage	$V_{IH}(LE)$		-1.1			V
Latch Enable Logic Low Voltage	$V_{IL}(LE)$				-1.5	V
Logic Output High Voltage	V_{OH}	$T_A = T_{MIN}$	-1.2		-0.87	V
		$T_A = T_{MAX}$	-0.99		-0.70	
		$T_A = +25^\circ C$	-1.06		-0.76	
Logic Output Low Voltage	V_{OL}	$T_A = T_{MIN}$	-1.93		-1.57	V
		$T_A = T_{MAX}$	-1.89		-1.51	
		$T_A = +25^\circ C$	-1.89		-1.55	

Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = +5V$, $V_{EE} = -5.2V$, $R_L = 50\Omega$ to V_T , $V_T = -2V$, $LE = 0$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	I_{CC}	MAX9693	$T_A = +25^\circ C$	34	46	mA
					50	
		MAX9691/ MAX9692	$T_A = +25^\circ C$	18	26	
					36	

AC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5V$, $V_{EE} = -5.2V$, $R_L = 50\Omega$ to V_T , $V_T = -2V$, $LE = 0$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MAX9691/MAX9692/MAX9693						
Propagation Delay (Notes 1, 2)	t_{pd+} , t_{pd-}	$T_A = +25^\circ C$		1.2	1.8	ns
		$T_A = T_{MIN}$ to T_{MAX}			2.0	
Rise/Fall Time	t_r , t_f	10% to 90%		500		ps
Propagation Delay Skew	ΔPD			100		ps
Dispersion	P_{DSP}	V_{OD} from 10mV to 100mV		150		ps
MAX9692/MAX9693						
Latch-Enable Time (Note 1)	$T_{LE(\pm)}$	$T_A = +25^\circ C$		1.0	1.8	ns
		$T_A = T_{MIN}$ to T_{MAX}			2.0	
Latch-Enable Pulse Width (Note 1)	$t_{pw(LE)}$			0.5	1.0	ns
Setup Time (Note 1)	t_s			0.5	1.0	ns
Hold Time (Note 1)	t_h			0.5	1.0	ns
Channel-to-Channel Propagation Match	t_{PDM}	Note 2 (MAX9693 only)		100		ps

Note 1: Guaranteed by design.

Note 2: $V_{IN} = 100mV$, $V_{OD} = 10mV$.


勝特力材料 886-3-5753170
 勝特力电子(上海) 86-21-34970699
 勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable


Typical Operating Characteristics

($V_{CC} = +5V$, $V_{EE} = -5.2V$, $R_L = 50\Omega$ to V_T , $V_T = -2V$, $V_{OD} = 10mV$, $T_A = +25^\circ C$, unless otherwise noted.)


**WORST-CASE PROPAGATION DELAY
vs. INPUT OVERDRIVE**




**WORST-CASE PROPAGATION DELAY
vs. SOURCE IMPEDANCE**




**WORST-CASE PROPAGATION DELAY
vs. LOAD**




**WORST-CASE PROPAGATION DELAY
vs. TEMPERATURE**




**OUTPUT HIGH VOLTAGE
vs. TEMPERATURE**




**OUTPUT LOW VOLTAGE
vs. TEMPERATURE**




**INPUT OFFSET VOLTAGE
vs. TEMPERATURE**



**INPUT BIAS CURRENT
vs. TEMPERATURE**





**INPUT BIAS CURRENT
vs. DIFFERENTIAL INPUT VOLTAGE**



Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

Typical Operating Characteristics (continued)

($V_{CC} = +5V$, $V_{EE} = -5.2V$, $R_L = 50\Omega$ to V_T , $V_T = -2V$, $V_{OD} = 10mV$, $T_A = +25^\circ C$, unless otherwise noted.)



Applications Information

Layout

Because of the MAX9691/MAX9692/MAX9693s' large gain-bandwidth characteristic, special precautions must be taken to use them. A PC board with a ground plane is mandatory. Mount 0.01 μF ceramic decoupling capacitors as close to the power-supply pins as possible, and process the ECL outputs in microstrip fashion, consistent with the load termination of 50 Ω to 200 Ω (for $V_T = -2V$). For low-impedance applications, microstrip layout and terminations at the input may also be helpful. Pay close attention to the bandwidth of the decoupling and terminating components. Chip components can be used to minimize lead inductance. Connect GND1 and GND2 together to a solid copper ground




Figure 1. Regenerative Feedback—High-Speed Receiver with 50 Ω Input and Output Termination

plane for the MAX9691/MAX9692. GND1 biases the input gain stages, while GND2 biases the ECL output stage. If the LE function is not used, connect the LE pin to GND (MAX9692/MAX9693) and the complementary LE to ECL logic high level (MAX9693 only). Do not leave the inputs of an unused comparator floating for the MAX9693.

Input Slew-Rate Requirements

As with all high-speed comparators, the high gain-bandwidth product of these devices creates oscillation problems when the input goes through the linear region. For clean switching without oscillation or steps in the output waveform, the input must meet certain minimum slew-rate requirements. The tendency of the part to oscillate is a function of the layout and source impedance of the circuit employed. Poor layout and larger source impedance will increase the minimum slew-rate requirement.

Figure 1 shows a high-speed receiver application with 50 Ω input and output termination. With this configuration, in which a ground plane and microstrip PC board are used, the minimum slew rate for clean output switching is 1V/ μs .

In many applications, adding regenerative feedback will assist the input signal through the linear region, which will lower the minimum slew-rate requirement considerably. For example, with the addition of positive feedback components, $R_f = 1k\Omega$ and $C_f = 10pF$, the minimum slew-rate requirement can be reduced by a factor of four.

Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable




Figure 2. Signal Processed at 100MHz with Input Signal Level of 14mVRMS

As high-speed receivers, the MAX9691/MAX9692/MAX9693 are capable of processing signals in excess of 600MHz. Figure 2 is a 100MHz example with an input signal level of 14mVRMS.

The timing diagram (Figure 3) illustrates the series of events that complete the compare function, under worst-case conditions. The top line of the diagram illus-

trates two latch-enable pulses. Each pulse is high for the compare function and low for the latch function. The first pulse demonstrates the compare function; part of the input action takes place during the compare mode. The second pulse demonstrates a compare function interval during which there is no change in the input.

The leading edge of the input signal (illustrated as a large-amplitude, small-overdrive pulse) switches the comparator after time interval t_{pd} . Output Q and $\bar{Q}$ transistors are similar in timing. The input signal must occur at time t_s before the latch falling edge, and must be maintained for time t_h after the edge to be acquired. After t_h , the output is no longer affected by the input status until the latch is again strobed. A minimum latch pulse width of $t_{pw(LE)}$ is needed for the strobe operation, and the output transitions occur after a time $t_{LE(\pm)}$.

The MAX9691/MAX9692/MAX9693 will not false trip (i.e., output invert) if one of the inputs is in the valid common-mode range while the other input is outside the common-mode range.




Figure 3. Timing Diagram

Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

Definition of Terms

V _{OS}	Input Offset Voltage. The voltage required between the input terminals to obtain 0V differential at the output.
V _{IN}	Input Voltage Pulse Amplitude
V _{OD}	Input Voltage Overdrive
t _{pd+}	Input to Output High Delay. The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output low-to-high transition.
t _{pd-}	Input to Output Low Delay. The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output high-to-low transition.
t _{LE(+)}	Latch-Enable to Output High Delay. The propagation delay measured from the 50% point of the latch-enable signal low-to-high transition to the 50% point of an output low-to-high transition.
t _{LE(-)}	Latch-Enable to Output Low Delay. The propagation delay measured from the 50% point of the latch-enable signal low-to-high transition to the 50% point of an output high-to-low transition.
t _{pw(LE)}	Latch-Enable Pulse Width. The minimum time the latch-enable signal must be high to acquire and hold an input signal.
t _s	Setup Time. The minimum time before the negative transition of the latch-enable pulse that an input signal must be present to be acquired and held at the outputs.
t _h	Hold Time. The minimum time after the negative transition of the latch-enable signal that an input signal must remain unchanged to be acquired and held at the output.
Δ _{pd}	Propagation Delay Skew. The difference in propagation delay between the Q and $\bar{Q}$ outputs crossing each other in both directions.
P _{DSP}	Propagation Delay Dispersion. The change in propagation delay as a result of the overdrive of the input signal varying.
t _{pdm}	Propagation Delay Match (MAX9693 only). The difference in propagation delay between two separate channels.

Chip Information

MAX9691 TRANSISTOR COUNT: 106
 MAX9692 TRANSISTOR COUNT: 106
 MAX9693 TRANSISTOR COUNT: 207

Ordering Information (continued)


PART	TEMP RANGE	PIN-PACKAGE
MAX9692EUB	-40°C to +85°C	10 μMAX
MAX9692ESE	-40°C to +85°C	16 Narrow SO
MAX9692EPE	-40°C to +85°C	16 PDIP
MAX9693ESE	-40°C to +85°C	16 Narrow SO
MAX9693EEE	-40°C to +85°C	16 QSOP
MAX9693EPE	-40°C to +85°C	16 PDIP

勝特力材料 886-3-5753170
 勝特力电子(上海) 86-21-34970699
 勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

MAX9691/MAX9692/MAX9693

Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

Pin Configurations




勝特力材料 886-3-5753170
 勝特力电子(上海) 86-21-34970699
 勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)


Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



8L uMAX, EXP PAD, EPS




10L uMAX, EXPOSED PAD, EPS

Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-integrated.com/packages.)



NOTES:

1. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .006" PER SIDE.
3. HEAT SLUG DIMENSIONS X AND Y APPLY ONLY TO 16 AND 28 LEAD POWER-QSOP PACKAGES.
4. CONTROLLING DIMENSIONS: INCHES.
5. MEETS JEDEC MO137.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.061	.068	1.55	1.73
A1	.004	.0098	0.102	0.249
A2	.055	.061	1.40	1.55
B	.008	.012	0.20	0.31
C	.0075	.0098	0.191	0.249
D	SEE VARIATIONS			
E	.150	.157	3.81	3.99
e	.025	BSC	0.635	BSC
H	.230	.244	5.84	6.20
h	.010	.016	0.25	0.41
L	.016	.035	0.41	0.89
N	SEE VARIATIONS			
X	SEE VARIATIONS			
Y	.071	.087	1.803	2.209
α	0°	8°	0°	8°

VARIATIONS:

	INCHES		MILLIMETERS		N
	MIN.	MAX.	MIN.	MAX.	
D	.189	.196	4.80	4.98	16 AA
S	.0020	.0070	0.05	0.18	
X	.107	.123	2.72	3.12	
D	.337	.344	8.56	8.74	20 AB
S	.0500	.0550	1.270	1.397	
D	.337	.344	8.56	8.74	24 AC
S	.0250	.0300	0.635	0.762	
D	.386	.393	9.80	9.98	28 AD
S	.0250	.0300	0.635	0.762	
X	.271	.287	6.88	7.29	

MAXIM			
PROPRIETARY INFORMATION			
TITLE:			
PACKAGE OUTLINE, QSOP, .150", .025" LEAD PITCH			
APPROVAL	DOCUMENT CONTROL NO.	REV	1/1
	21-0055	C	

QSOP:EPS

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600