



STS7PF30L

P-CHANNEL 30V - 0.16Ω - 7A - SO-8
 STripFET™ II Power MOSFET

General features

Type	V _{DSS}	R _{DS(on)}	I _D
STS7PF30L	30V	<0.021Ω	7A


- STANDARD OUTLINE FOR EASY AUTOMATED SURFACE MOUNT ASSEMBLY
- LOW THRESHOLD DRIVE

Description


This Power MOSFET is the latest development of STMicroelectronics' unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps, therefore a remarkable manufacturing reproducibility.

Applications

- BATTERY MANAGEMENT IN NOMADIC EQUIPMENT.
- BATTERY MANAGEMENT IN NOMADIC EQUIPMENT



Internal schematic diagram



Order Codes

Sales Type	Marking	Package	Packaging
STS7PF30L	S7PF30L	SO-8	TAPE & REEL

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-Source Voltage ($V_{GS} = 0$)	30	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20k\Omega$)	30	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current (continuous) at $T_C = 25^\circ\text{C}$	7	A
I_D	Drain Current (continuous) at $T_C = 100^\circ\text{C}$	4.4	A
I_{DM} <i>Note 1</i>	Drain Current (pulsed)	28	A
P_{TOT}	Total Dissipation at $T_C = 25^\circ\text{C}$	2.5	W

Table 2. Thermal data

$R_{thj-amb}$ <i>Note 2</i>	Thermal Resistance Junction-ambient	50	$^\circ\text{C/W}$
T_j T_{stg}	Operating Junction Temperature Storage Temperature Range	150 -55 to 150	$^\circ\text{C}$ $^\circ\text{C}$

2 Electrical characteristics

($T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 250\mu\text{A}$, $V_{GS} = 0$	30			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$, $V_{DS} = \text{Max Rating}$, $T_c = 125^{\circ}\text{C}$			1 10	μA μA
I_{GSS}	Gate Body Leakage Current ($V_{DS} = 0$)	$V_{DS} = \pm 16\text{V}$			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$	1	1.6	2.5	V
$R_{DS(on)}$	Static Drain-Source On Resistance	$V_{GS} = 10\text{V}$, $I_D = 3.5\text{A}$ $V_{GS} = 4.5\text{V}$, $I_D = 3.5\text{A}$	0.011 0.016	0.016 0.022	0.021 0.028	Ω Ω

Table 4. Dynamic

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g_{fs} Note 3	Forward Transconductance	$V_{DS} = 20\text{V}$, $I_D = 3.5\text{A}$		16		S
C_{iss} C_{oss} C_{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25\text{V}$, $f = 1\text{MHz}$, $V_{GS} = 0$		2600 523 174		pF pF pF
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 15\text{V}$, $I_D = 7\text{A}$, $V_{GS} = 4.5\text{V}$		28 8.75 12.35	7	nC nC nC

Table 5. Switching times

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Delay Time Rise Time	$V_{DD} = 15\text{V}$, $I_D = 3.5\text{A}$ $R_G = 4.7\Omega$, $V_{GS} = 4.5\text{V}$, (see Figure 13)		68 54		ns ns
$t_{d(off)}$ t_f	Turn-off Delay Time Fall Time	$V_{DD} = 15\text{V}$, $I_D = 3.5\text{A}$ $R_G = 4.7\Omega$, $V_{GS} = 4.5\text{V}$, (see Figure 13)		65 23		ns ns

Table 6. Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-Drain Current				7	A
I_{SDM} <i>Note 1</i>	Source-Drain Current (pulsed)				28	A
V_{SD}	Forward On Voltage	$I_{SD} = 7A, V_{GS} = 0$			1.2	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 7A, di/dt = 100A/\mu s$		40		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 15V, T_j = 150^\circ C$		46		nC
I_{RRM}	Reverse Recovery Current	(see Figure 15)		2.3		A

(1) Pulse with limited by safe operating area

(2) When mounted on 1inch² FR-4 board ($t \leq 10\mu s$)

(3) Pulsed: pulse duration = 300 μs , duty cycle 1.5%

Note: For the P-CHANNEL MOSFET the polarity of voltages and current have to be reversed

2.1 Electrical characteristics (curves)

Figure 1. Safe Operating Area




Figure 2. Thermal Impedance




Figure 3. Output Characteristics




Figure 4. Transfer Characteristics




Figure 5. Transconductance




Figure 6. Static Drain-Source on Resistance










Figure 7. Gate Charge vs Gate-Source Voltage**Figure 8. Capacitance Variations****Figure 9. Normalized Gate Threshold Voltage vs Temperature****Figure 10. Normalized on Resistance vs Temperature****Figure 11. Source-Drain Diode Forward Characteristics****Figure 12. Normalized Breakdown Voltage vs Temperature**

3 Test Circuits

Figure 13. Switching Times Test Circuit For Resistive Load




Figure 14. Gate Charge Test Circuit





Figure 15. Test Circuit For Inductive Load Switching and Diode Recovery Times




4 Package Mechanical Data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

SO-8 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
C	0.25		0.5	0.010		0.019
c1	45 (typ.)					
D	4.8		5.0	0.188		0.196
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
M			0.6			0.023
S	8 (max.)					



5 Revision History

Date	Revision	Changes
13-Dec-2003	1	First Issue
25-Jun-2004	2	Preliminary Data
18-Jan-2005	3	Modified value on table 5
29-Sep-2005	4	Complete version
09-Nov-2005	5	New template

勝特力材料 886-8-5753170
勝特力电子(上海) 86-21-34970699
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

