

Features

- Key parameters optimized for Class-D audio amplifier applications
- Low $R_{DS(ON)}$ for improved efficiency
- Low Q_G and Q_{SW} for better THD and improved efficiency
- Low Q_{RR} for better THD and lower EMI
- 175°C operating junction temperature for ruggedness
- Can deliver up to 150W per channel into 4Ω load in half-bridge topology

勝特力材料 886-3-5753170
勝特力电子(上海) 86-21-34970699
勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

Description

This Digital Audio MOSFET is specifically designed for Class-D audio amplifier applications. This MOSFET utilizes the latest processing techniques to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery and internal Gate resistance are optimized to improve key Class-D audio amplifier performance factors such as efficiency, THD and EMI. Additional features of this MOSFET are 175°C operating junction temperature and repetitive avalanche capability. These features combine to make this MOSFET a highly efficient, robust and reliable device for ClassD audio amplifier applications.

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	100	V
V_{GS}	Gate-to-Source Voltage	±20	
I_D @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, V_{GS} @ 10V	18	A
I_D @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, V_{GS} @ 10V	13	
I_{DM}	Pulsed Drain Current ①	57	
P_D @ $T_C = 25^\circ\text{C}$	Power Dissipation ④	60	W
P_D @ $T_C = 100^\circ\text{C}$	Power Dissipation ④	30	
	Linear Derating Factor	0.4	W/°C
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Thermal Resistance



	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ④	—	2.5	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient ④	—	62	

Notes ① through ⑤ are on page 2

www.irf.com

Key Parameters

V_{DS}	100	V
$R_{DS(ON)}$ typ. @ 10V	72.5	mΩ
Q_G typ.	15	nC
Q_{SW} typ.	8.3	nC
$R_{G(int)}$ typ.	2.2	Ω
T_J max	175	°C




TO-220AB

IRFB4212PbF

International
IR Rectifier

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.09	—	V/°C	Reference to $25^\circ\text{C}, I_D = 1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	58	72.5	mΩ	$V_{GS} = 10V, I_D = 13A$ ③
$V_{GS(th)}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-13	—	mV/°C	
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{DS} = 100V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 100V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{GS} = -20V$
g_{fs}	Forward Transconductance	11	—	—	S	$V_{DS} = 50V, I_D = 13A$
Q_g	Total Gate Charge	—	15	23	nC	$V_{DS} = 80V$ $V_{GS} = 10V$ $I_D = 13A$ See Fig. 6 and 19
Q_{gs1}	Pre-V _{th} Gate-to-Source Charge	—	3.3	—		
Q_{gs2}	Post-V _{th} Gate-to-Source Charge	—	1.4	—		
Q_{gd}	Gate-to-Drain Charge	—	6.9	—		
Q_{godr}	Gate Charge Overdrive	—	3.4	—		
Q_{sw}	Switch Charge ($Q_{gs2} + Q_{gd}$)	—	8.3	—		
$R_{G(int)}$	Internal Gate Resistance	—	2.2	—	Ω	
$t_{d(on)}$	Turn-On Delay Time	—	7.7	—	ns	$V_{DD} = 50V, V_{GS} = 10V$ ③ $I_D = 13A$ $R_G = 2.5\Omega$
t_r	Rise Time	—	28	—		
$t_{d(off)}$	Turn-Off Delay Time	—	14	—		
t_f	Fall Time	—	3.9	—		
C_{iss}	Input Capacitance	—	550	—	pF	$V_{GS} = 0V$ $V_{DS} = 50V$ $f = 1.0MHz$, See Fig. 5 $V_{GS} = 0V, V_{DS} = 0V$ to 80V
C_{oss}	Output Capacitance	—	66	—		
C_{rss}	Reverse Transfer Capacitance	—	35	—		
C_{oss}	Effective Output Capacitance	—	350	—		
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		




Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②	—	25	mJ
I_{AR}	Avalanche Current ⑤	See Fig. 14, 15, 17a, 17b		A
E_{AR}	Repetitive Avalanche Energy ⑤			mJ

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S @ T_C = 25^\circ\text{C}$	Continuous Source Current (Body Diode)	—	—	18	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	57		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 13A, V_{GS} = 0V$ ③
t_{rr}	Reverse Recovery Time	—	41	62	ns	$T_J = 25^\circ\text{C}, I_F = 13A$
Q_{rr}	Reverse Recovery Charge	—	69	100	nC	$di/dt = 100A/\mu s$ ③



Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ④ R_{θ} is measured at T_J of approximately 90°C .
 ② Starting $T_J = 25^\circ\text{C}$, $L = 0.32mH$, $R_G = 25\Omega$, $I_{AS} = 13A$. ⑤ Limited by T_{jmax} . See Figs. 14, 15, 17a, 17b for repetitive avalanche information
 ③ Pulse width $\leq 400\mu s$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage

IRFB4212PbF

International
IR Rectifier




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10. Threshold Voltage vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12. On-Resistance Vs. Gate Voltage




Fig 13. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Typical Avalanche Current Vs. Pulsewidth




Fig 15. Maximum Avalanche Energy Vs. Temperature



Notes on Repetitive Avalanche Curves , Figures 14, 15:
(For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{Jmax} . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{Jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 17a, 17b.
4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{Jmax} (assumed as 25°C in Figure 14, 15).
 t_{av} = Average time in avalanche.
 D = Duty cycle in avalanche = $t_{av} \cdot f$
 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$



* $V_{GS} = 5V$ for Logic Level Devices

Fig 16. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 17a. Unclamped Inductive Test Circuit




Fig 17b. Unclamped Inductive Waveforms




Fig 18a. Switching Time Test Circuit




Fig 18b. Switching Time Waveforms




Fig 19a. Gate Charge Test Circuit





Fig 19b Gate Charge Waveform

TO-220AB Package Outline (Dimensions are shown in millimeters (inches))



NOTES:

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3 LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 4 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5 DIMENSION b1 & c1 APPLY TO BASE METAL ONLY. CONTROLLING DIMENSION: INCHES.
- 6 THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E, H1, D2 & E1
- 7 DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER

DIODES


- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	3.56	4.82	.140	.190	5
A1	0.51	1.40	.020	.055	
A2	2.04	2.92	.080	.115	
b	0.38	1.01	.015	.040	
b1	0.38	0.96	.015	.038	
b2	1.15	1.77	.045	.070	5
b3	1.15	1.73	.045	.068	
c	0.36	0.61	.014	.024	
c1	0.36	0.56	.014	.022	
D	14.22	16.51	.560	.650	
D1	8.38	9.02	.330	.355	
D2	12.19	12.88	.480	.507	
E	9.66	10.66	.380	.420	
E1	8.38	8.89	.330	.350	
e	2.54 BSC		.100 BSC		7,8
e1	5.08		.200 BSC		
H1	5.85	6.55	.230	.270	
L	12.70	14.73	.500	.580	
L1	-	6.35	-	.250	
ØP	3.54	4.08	.139	.161	3
Q	2.54	3.42	.100	.135	
Ø	90°-93°		90°-93°		

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
LOT CODE 1789
ASSEMBLED ON WW 19, 2000
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position
indicates "Lead - Free"



TO-220AB packages are not recommended for Surface Mount Application.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 9/05